Agtl+ Signal Group Dc Specifications - Intel P8700 - Core 2 Duo Processor Datasheet

Core 2 duo mobile processor, intel core 2 solo mobile processor and intel core 2 extreme mobile processor on 45-nm process, platforms based on mobile intel 4 series express chipset family
Hide thumbs Also See for P8700 - Core 2 Duo Processor:
Table of Contents

Advertisement

Table 13.

AGTL+ Signal Group DC Specifications

Symbol
Parameter
V
I/O Voltage
CCP
GTLREF
Reference Voltage
R
Compensation Resistor
COMP
R
Termination Resistor Address
ODT/A
R
Termination Resistor Data
ODT/D
R
Termination Resistor Control
ODT/Cntrl
V
Input High Voltage
IH
V
Input Low Voltage
IL
V
Output High Voltage
OH
R
Termination Resistance Address
TT/A
R
Termination Resistance Data
TT/D
R
Termination Resistance Control
TT/Cntrl
R
Buffer On Resistance Address
ON/A
R
Buffer On Resistance Data
ON/D
R
Buffer On Resistance Control
ON/Cntrl
I
Input Leakage Current
LI
Cpad
Pad Capacitance
NOTES:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
V
is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low
IL
value.
3.
V
is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high
IH
value.
4.
V
and V
may experience excursions above V
IH
OH
signal quality specifications.
5.
This is the pulldown driver resistance. Measured at 0.31*V
0.455*R
,
TT
R
(max) = 0.527*R
ON
6.
GTLREF should be generated from V
specifications is the instantaneous V
7.
R
is the on-die termination resistance measured at V
TT
0.31*V
. R
is connected to V
CCP
TT
8.
Specified with on-die R
9.
Cpad includes die capacitance only. No package parasitics are included.
10.
This is the external resistor on the comp pins.
11.
On-die termination resistance, measured at 0.33*V
12.
Applies to Signals A[35:3].
13.
Applies to Signals D[63:0].
14.
Applies to Signals BPRI#, DEFER#, PREQ#, PREST#, RS[2:0]#, TRDY#, ADS#, BNR#, BPM[3:0], BR0#,
DBSY#, DRDY#, HIT#, HITM#, LOCK#, PRDY#, DPWR#, DSTB[1:0]#, DSTBP[3:0] and DSTBN[3:0]#.
48
Min
1.00
0.65
27.23
49
49
49
0.82
-0.10
0.90
50
50
50
23
23
23
1.80
. R
typical value of 55 Ω is used for R
TT
TT
with a 1% tolerance resistor divider. The V
CCP
.
CCP
on die. Refer to processor I/O buffer models for I/V characteristics.
CCP
and R
turned off. Vin between 0 and V
TT
ON
Typ
1.05
0.70
27.5
55
55
55
1.05
0
V
CCP
55
55
55
25
25
25
2.30
. However, input signal drivers must comply with the
CCP
. R
(min) = 0.418*R
CCP
ON
typ/min/max calculations.
ON
of the AGTL+ output driver. Measured at
OL
.
CCP
.
CCP
Electrical Specifications
Max
Unit
Notes
1.10
V
0.72
V
6
27.78
Ω
10
63
Ω
11, 12
63
Ω
11, 13
63
Ω
11, 14
1.20
V
3,6
0.55
V
2,4
1.10
V
6
61
Ω
7, 12
61
Ω
7, 13
61
Ω
7, 14
29
Ω
5, 12
29
Ω
5, 13
29
Ω
5, 14
± 100
µA
8
2.75
pF
9
, R
(typ) =
TT
ON
referred to in these
CCP
Datasheet
1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents