Fujitsu DevKit16 User Manual page 98

Table of Contents

Advertisement

1
H
VCC
R57
IC24B
10k
MODE
4
6
#LDC
5
74HCT32
SCL
SCL
SDA
G
SDA
Mainboard Reset
SW3
F
PB1720
GND
IC24C
9
8
10
VCC
GND
74HCT32
1
IC24D
C10
12
11
100n
2
13
E
74HCT32
GND
A[16..23]
Addr_IO
D
BusCtrl[0..7]
CSFLASH
BYTE
AD15/A00
C
B
SP[0..37]
AD[0..15]
CSLED[0..1]
CSU[0..2]
A
1
2
VCC
VCC
C11
R101
100n
10k
CCLK
J4
PRMODE
GND
IC9
4
CE
6
1
DIN
CEO
DATA
2
CCLK
CLK
3
#INIT
#PROG
RESET/OE
AT17C256
GND
J11
CCLK
DIN
DIN
J12
VCC
R42
R41
R40
FPGA prog.
10k
10k
10k
K13
VCC
1
GND
2
CCLK
3
4
XMODE
5
DONE
6
DIN
7
#PROG
8
#INIT
9
HEADER 9
JTAG
K12
VCC
1
GND
2
#LDC
3
TCK
4
5
TDO
6
TDI
7
8
TMS
TCK
9
TDI
HEADER 9
TMS
TDO
4
OE
VCC
CLK
IC21
ALE
3
CLKX
GND
OUT
UP17
6.144MHz
#WRL
SP25
FPGAEN
RDY
1 J29
FPGA
#WRH
ENABLE
#CSU0
A23
A22
GND
A21
A20
A19
A18
A17
A16
ADDR_IO
#RD
RY/BY
#CSFLASH
BYTE
AD15/A00
AD07
AD00
AD01
AD06
AD02
AD05
AD03
AD04
SP37
SP36
SP35
SP34
SP33
SP32
SP31
SP30
SP27
SP26
SP24
SP23
SP22
SP21
SP20
SP17
SP16
SP15
SP14
SP13
SP12
SP11
SP10
SP07
SP06
SP05
SP04
SP03
SP02
SP01
SP00
CSLED0
CSLED1
CSU1
CSU2
2
VCC
IC27E
R59
IC20F
10k
13
12
11
10
#RST
VCC
74HCT04 SOIC
74HCT05
IC27A
R9
D9
1k
1
2
K
A
VCC
FPGA Status
74HCT05
74HCT04 SOIC
R101
IC20C
10K
5
6
MODE
1 J6
FPGA MODE
GND
VCC
IC6
52
MODE
IO90
IO93
106
PROG
IO94
104
DONE
IO95
77
INIT/IO
IO96
56
HDC/IO
IO97
60
LDC/IO
IO98
IO99
153
DIN/IO
IO100
154
SGCK4/DOUT/IO
IO101
155
CCLK
IO107
IO109
7
TCK/IO
IO110
6
TDI/IO
IO112
16
TMS/IO
IO113
157
TDO/IO
IO114
IO115
2
PGCK1/IO
IO116
55
PGCK2/IO
IO117
108
PGCK3/IO
IO119
160
PGCK4/IO
IO120
IO122
207
SGCK1/IO
IO123
49
SGCK2/IO
IO124
102
SGCK3/IO
IO125
IO126
3
IO3
IO127
4
IO4
IO128
5
IO5
IO129
8
IO8
IO132
9
IO9
IO133
10
IO10
IO134
11
IO11
IO135
14
IO14
IO136
15
IO15
IO137
17
IO17
IO138
19
IO19
IO139
20
IO20
IO141
21
IO21
IO142
22
IO22
IO145
23
IO23
IO146
24
IO24
IO147
27
IO27
IO148
28
IO28
IO149
29
IO29
IO150
30
IO30
IO151
31
IO31
IO152
32
IO32
IO159
34
IO34
IO161
35
IO35
IO162
36
IO36
IO163
37
IO37
IO164
40
IO40
IO166
41
IO41
IO167
42
IO42
IO168
43
IO43
IO169
44
IO44
IO171
45
IO45
IO172
46
IO46
IO174
47
IO47
IO175
48
IO48
IO176
57
IO57
IO177
58
IO58
IO178
59
IO59
IO179
61
IO61
IO180
62
IO62
IO181
63
IO63
IO184
64
IO64
IO185
67
IO67
IO186
68
IO68
IO187
69
IO69
IO188
70
IO70
IO189
72
IO72
IO190
73
IO73
IO191
74
IO74
IO193
75
IO75
IO194
76
IO76
IO196
80
IO80
IO197
81
IO81
IO198
82
IO82
IO199
83
IO83
IO200
84
IO84
IO201
85
IO85
IO204
87
IO87
IO205
88
IO88
IO206
89
IO89
GND
XCS20-4 TQ(208)C
96
96
96
96
3
USW
UART0/1
SWAP
AdrIOSW
FLASH8/16
UMD2
UMD1
UMD0
USW
UART0/1
SWAP
AdrIOSW
FLASH8/16
UMD2
UMD1
UMD0
90
UMD0
93
UMD1
94
UMD2
95
FLASH8/16
96
AdrIOSW
97
SWAP
98
UART0/1
99
#UARTSW0
100
#UARTSW1
101
USW
MSEL
J10
107
MSEL
GND
109
SDAU
IC27C
110
SCLU
112
113
SCLO
5
114
SDAO
115
USER0
USER0
116
USER1
74CHT05
USER1
IC27B
117
SOTU
SOTU
119
SINU
SINU
120
RTSU
3
RTSU
122
CTSU
CTSU
123
UP00
124
UP01
74CHT05
125
UP02
126
UP03
127
UP04
128
UP05
129
UP06
132
UP07
UP00
133
UP08
UP02
134
UP09
UP04
135
UP10
UP06
136
UP11
UP08
137
UP12
UP10
138
UP12
UP13
139
UP14
UP14
141
UP15
UP16
142
UP16
UP18
145
INT6
VCC
146
INT7
UP20
147
INT1
UP22
148
INT3
UP24
149
INT2
UP26
150
INT0
UP28
151
INT4
UP30
152
INT5
UP32
159
UP34
161
UP18
UP36
162
UP19
163
CCLK
164
UKEY
166
UP20
167
UP21
168
UP22
169
UP23
171
UP24
User Key
172
UP25
174
UP26
175
UP27
SW2
176
UP28
PB1720
177
UP29
178
UP30
179
UP31
180
UP32
181
UP33
184
UP34
185
UP35
186
UP36
187
UP37
188
#RST
189
#HST
190
MD2
191
MD1
193
MD0
194
#CSRAM0
MD[0..2]
196
#CSRAM1
197
AD15
198
AD14
CSRAM0..1]
199
AD13
200
AD12
201
AD11
204
AD10
205
AD9
206
AD8
Title
DevKit16 Mainboard - FPGA
Size
Number
Ver. 1
A3
Date:
3-Feb-2000
File:
D:\Devkit16v13.Ddb
3
4
H
VCC
R31
10k
R32
10k
R33
10k
R34
10k
R35
10k
R36
10k
R37
10k
R38
10k
G
System Control DIP Switch
SW1
9
8
10
7
11
6
12
5
13
4
14
3
GND
15
2
16
1
SW DIP-8
F
#UARTSW[0..1]
6
SCLU
4
SDAU
E
K11
UP01
1
2
UP03
3
4
UP05
5
6
UP07
7
8
UP09
9
10
UP11
11
12
UP13
13
14
UP15
15
16
UP17
17
18
UP19
19
20
GND
21
22
D
UP21
23
24
UP23
25
26
UP25
27
28
UP27
29
30
UP29
31
32
UP31
33
34
UP33
35
36
UP35
37
38
UP37
39
40
HEADER 20X2
INT[0..7]
C
#RST
#HST
B
A
Revision
3
Sheet of
Drawn By:
4

Advertisement

Table of Contents
loading

Table of Contents