Juniper LN2600 Hardware Manual page 40

Rugged security router
Hide thumbs Also See for LN2600:
Table of Contents

Advertisement

LN2600 Rugged Security Router Hardware Guide
24
CAUTION:
Ensure that each power cable seats flush against the surface
of the terminal block as you are tightening the screws. Ensure that each
screw is properly threaded into the terminal. Applying installation torque
to the screw when improperly threaded may result in damage to the
terminal.
Repeat Step
4
through Step
6.
Arrange the other end of the power cables in a single bundle, and pass them through
7.
the power cable entrance (see
Power on the dedicated customer site circuit breakers.
8.
Monitor router startup on the console and the LED on the front panel of the LN2600
9.
router to verify that the router is booting properly. For information on the LN2600
router status LED, see
"LN2600 Router Status LED" on page
As a standard part of the boot process, the router runs startup power-on self test (SPOST)
and then power-on self test (POST) diagnostics.
A successful startup looks similar to the following example:
CPU Memory (Data32: 00000000-0007ffff) test completed, 1 pass, 0 errors
CPU Memory (Data32: 0f000000-0fffffff) test completed, 1 pass, 0 errors
CPU Memory (Addr32: 00000000-0007ffff) test completed, 1 pass, 0 errors
CPU Memory (Addr32: 0f000000-0fffffff) test completed, 1 pass, 0 errors
Boot Flash: 16 MB in 131 Sectors (portwidth: 16bit
OCTEON CN56XX pass 2.1, Core clock: 600 MHz, DDR clock: 266 MHz
Initializing USB
Device 1:
Product
DOTG Root Hub
Initializing IDE
Initializing FPGA
Programming /cf/usr/share/pfe/firmware/563-029572.bit: 2067591 bytes
Programmed successfully (time: 883966125 ticks)
PCIe: Waiting for port 0 link
PCIe: Port 0 link active, 1 lanes
0:00:00.0 0x003b1304
HWA FPGA Version 0x0011081200000055
PCIe: Waiting for port 1 link
PCIe: Port 1 link active, 4 lanes
1:00:00.0 0x0009184e
IDP Revision Date-Time: 05/28/08-18:00:00
Juniper LN2600 revision 1.3, Serial# 1R263360016*
Juniper Part # 650-046793
5
for the remaining power supply.
Figure 16 on page
31).
chipwidth: 16bit)
Copyright © 2015, Juniper Networks, Inc.
39.

Advertisement

Table of Contents
loading

Table of Contents