Adc_Dma_Mode_En Register - Texas Instruments CC3235 SimpleLink Series Technical Reference Manual

ADC_MODULE Registers
13.4.1.10 ADC_DMA_MODE_EN Register (offset = 64h) [reset = 0h]
ADC_DMA_MODE_EN is shown in
31 30 29 28
15 14 13 12
RESERVED
Bit Field
31-8 RESERVED
7-0 DMA_MODEENABLE
470
Analog-to-Digital Converter (ADC)
Figure 13-12
Figure 13-12. ADC_DMA_MODE_EN Register
27 26 25
11 10 9
R-0h
Table 13-12. ADC_DMA_MODE_EN Register Field Descriptions
Type Reset
R 0h
R/W 0h
Copyright © 2019, Texas Instruments Incorporated
and described in Table
24 23 22 21
RESERVED
R-0h
8 7 6 5
DMA_MODEENABLE
Description
This register enables DMA mode.
Bit 0: Channel 0 DMA mode enable
Bit 1: Reserved for internal channel
Bit 2: Channel 2 DMA mode enable
Bit 3: Reserved for internal channel
Bit 4: Channel 4 DMA mode enable
Bit 5: Reserved for internal channel
Bit 6: Channel 6 DMA mode enable
Bit 7: Reserved for internal channel
0h = Only the interrupt mode is enabled.
1h = Respective ADC channel is enabled for DMA.
www.ti.com
13-12.
20 19 18 17
4 3 2 1
R/W-0h
SWRU543 – January 2019
Submit Documentation Feedback
16
0