Nortel Enterprise 1000 Reference Manual page 30

Succession communication server, circuit card
Table of Contents

Advertisement

Page 30 of 236
NTAK20 clock controller daughterboard
Table 5
System clock specification and characteristics
Specifications
Base Frequency
Accuracy
Operating Temperature
Drift Rate (Aging)
Tuning Range (minimum)
Input Voltage Range
553-3023-211 Standard 1.00 June 2001
System clock specification and characteristics
Since the accuracy requirements for CCITT and EIA Stratum 3 are different,
it is necessary to have two TCVCXOs which feature different values of
frequency tuning sensitivity.
CCITT
20.48 MHz
+ 3 ppm
0 to 70 C + 1 ppm
+ 1 ppm per year
+ 60 ppm min.
+ 90 ppm max.
0 to 10 volts, 5V center
EIA/CCITT compliance
The clock controller complies with 1.5 Mb EIA Stratum 3ND, 2.0 Mb CCITT
or 2.56 Mb basic rate. The differences between these requirements mainly
affect PLL pull in range. Stratum 4 conforms to international markets (2.0
Mb) while Stratum 3 conforms to North American markets (1.5 Mb).
Monitoring references
The primary and secondary synchronization references are continuously
monitored in order to provide autorecovery.
Reference switchover
Switchover occurs in the case of reference degradation or loss of signal.
When performance of the reference degrades to a point where the system
clock is no longer allowed to follow the timing signal, then the reference is
out of specification. If the reference being used is out of specification and the
other reference is still within specification, an automatic switchover is
initiated without software intervention. If both references are out of
specification, the clock controller provides holdover.
EIA
20.48 MHz
+ 1 ppm
0 to 70 C + 1 ppm
+ 4 ppm in 20 years
+ 10 ppm min.
+ 15 ppm max.
0 to 10 volts, 5V center

Advertisement

Table of Contents
loading

Table of Contents