I-Sgpio1/2 & S-Sgpio Headers; Chassis Intrusion - Supermicro X10DRG-O+-CPU User Manual

Server motherboards
Table of Contents

Advertisement

I-SGPIO1/2 & S-SGPIO Headers
Three SGPIO (Serial Link General Purpose
Input/Output) headers are located on the sys-
tem board. I-SGPIO1 supports I-SATA 0-3,
I-SGPIO2 supports I-SATA 4/5. S-SGPIO is
used for S-SATA 0-3. See the table on the
right for pin defi nitions.

Chassis Intrusion

A Chassis Intrusion header is located at JL1
on the motherboard. Attach an appropri-
ate cable from the chassis to inform you
of a chassis intrusion when the chassis is
opened.
JPW22
JPW21
USB2/3
3
JPB1
CLOSE 1st
4
J1
CPU2
JPME2
JBR1
JWD1
OPEN 1st
JSPK1
JF1
1
JF1
PWR
RST
PS
UID
NIC
NIC
HDD
PWR
NMI
ON
FAIL
LED
2
1
LED
LED
IPMI_LAN
USB5/6(3.0)
VGA
LAN2 LAN1
BMC
LAN
CTRL
JPW23
PCH
JBT1
BT1
1
X10DRG-O+-CPU
REV: 1.00
BAR CODE
1G/10G MAC CODE
BIOS LICENSE
IPMI CODE
10G SAN MAC
CLOSE 1st
CPU1
OPEN 1st
JPP2
JITP1
JPP1
2-29
Chapter 2: Installation
I-SGPIO1/2 & S-SGPIO Headers
Pin Defi nitions
Pin# Defi nition
Pin# Defi nition
1
NC
2
NC
3
Ground
4
Data
5
Load
6
Ground
7
Clock
8
NC
Note: NC= No Connection
Chassis Intrusion
Pin Defi nitions
Pin#
Defi nition
1
Intrusion Input
2
Ground
1. I-SGPIO1 (for I-SATA0-3)
2. I-SGPIO2 (for I-SATA4/5)
3. S-SGPIO (for S-SATA0-3)
4. Chassis Intrusion
JPW24
JPW5
2
I-SGPIO2
1
I-SGPIO1
LD1
LD2

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

X10drg-ot+-cpuX10drg-o-pcie

Table of Contents