Supermicro X10DRG-O+-CPU User Manual page 81

Server motherboards
Table of Contents

Advertisement

Chapter 4: AMI BIOS
PCI-E Port L0s Exit Latency
Use this feature to set the length of time required for the port specifi ed by the
user to complete the transition from L0s to L0. The default setting is 4uS - 8uS.
PCI-E Port L1 Exit Latency
Use this feature to set the length of time required for the port specifi ed by the
user to complete the transition from L1 to L0. The default setting is <1uS, 1uS -
2uS, 2uS - 4uS, 4uS - 8uS, 8uS - 16uS, 16uS - 32uS, 32uS - 64uS, and >64uS.
Fatal Err (Error) Over
Select Enable to force fatal error propagation to the II0 core error logic for the
port specifi ed by the user. The options are Disable and Enable.
Non-Fatal Err (Error) Over
Select Enable to force non-fatal error propagation to the II0 core error logic for
the port specifi ed by the user. The options are Disable and Enable.
Corr Err (Correctable Error) Over
Select Enable to force correctable error propagation to the II0 core error logic for
the port specifi ed by the user. The options are Disable and Enable.
L0s Support
When this item is set to Disable, II0 will not put its transmitter in the L0s state.
The default setting is Disable.
PM ACPI Mode
Select Enable to generate an _HPGPE message on a PM ACPI event. Select
Disable to generate an MSI message. The options are Disable and Enable.
Gen3 (Generation 3) Eq (Equalization) Mode
Use this item to set PCI-E Gen3 Adaptive Equalization mode. The options are
Auto; Enable Phase 0,1,2,3; Disable Phase 0,1,2,3; Enable Phase 1 Only; En-
able Phase 0,1 Only; Advanced; and Enable MMM Offset West.
Gen3 (Generation 3) Spec (Specifi cs) Mode
Use this item to set the Specifi cs mode for a PCI-E Gen. 3 device. The options
are Auto, 0.70 July, 0.70 Sept, and 0.71 Sept.
Gen3 (Generation 3) Phase2 Mode
Use this feature to confi gure the Loop-count settings for PCI-E Gen3 Phase 2.
The options are Hardware Adaptive and Manual.
Gen3 DN Tx Preset
This feature allows the user to select the preset setting for a downstream com-
ponent transmitter. The options are Auto, P0 (-6.0/0.0 dB), P1 (-3.5/0.0 dB), P2
(-4.5/0.0 dB), P3 (-2.5/0.0 dB), P4 (0.0/0.0 dB), P5 (0.0/2.0 dB), P6 (0.0/2.5 dB),
P7 (-6.0/3.5 dB), P8 (-3.5/3.5 dB), and P9 (0.0/3.5 dB).
4-11

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

X10drg-ot+-cpuX10drg-o-pcie

Table of Contents