Table of Contents
Advertisement
3. Pin function
Pin No.
Symbol
21-28
P[7:0]
29
CLK
32
VSYNCN
1
HSYNCN
16
MASTER
15
CBSWAP
14
SVIDEO
13
SLEEP
17-20
Mode[3:0]
2
TEST
9
VREF_IN
8
VREF_OUT
5
FSADJ
6
COMP
4
CVBS_Y
11
CVBS_C
10
NC
31
VDD
30
DGND
7
VAA
3,12
AGND
I/O
I
YCrCb pixel inputs. They are latched on the falling edge of CLK.
YCrCb input data conform to CCIR 601.
I
2x Pixel clock input for 8-bit YCrCb data.
I/O
Vertical sync input/output. VSYNCN is latched/output following
the rising edge of CLK.
I/O
Horizontal sync input/output. HSYNCN is latched/output following
the rising edge of CLK.
I
Master/slave mode select. A logical high for master mode
operation. A logical 0 for slave mode operation
I
Cr and Cb pixel sequence set up pin. A logic high swap the Cr
and Cb sequence.
I
SVIDEO select input pin. A logic high selects Y/C output. A logic
low selects composite video output.
I
Power save mode. A logic high on this pin puts the chip into
power-down mode.
I
Mode configuration pin.
I
Test pin. These pins must be connected to DGND.
I
Voltage reference input. An external voltage reference must
supply typical 1.235V to this pin. A 0.1uF ceramic capacitor must
be used to decouple this input to GND. The decoupling capacitor
must be as close as possible to minimize the length of the load.
This pin may be connected directly to VREF_OUT.
O
Voltage reference output. It generates typical 1.2V voltage
reference and may be used to drive VREF_IN pin directly.
---
Full-Scale adjust control pin. The Full-Scale current of D/A
converters can be adjusted by connecting a resistor (RSET)
between this pin and ground. The relationship is
---
Compensation pin. A 0.1uF ceramic capacitor must be used to
bypass this pin to VAA. The lead length must be kept as short as
possible to avoid noise.
O
Composite/Luminance output. This is a high-impedance current
source output. The output format can be selected by the PAL pin.
The pin can drive a 37.5 W load. If unused , this pin must be
connected directly to GND.
O
Composite/Chroma output. This is a high impedance current
source Output. The output format can be selected by the PAL pin.
The pin can drive a 37.5 W load. If unused, this pin must be
connected directly to GND.
---
No connection
---
Digital power pin
---
Digital ground pin
---
Analog power pin
---
Analog ground pin
Function
MX-G68V/MX-G65V
W9952QP
1-51
Advertisement
Table of Contents
