Table of Contents
Advertisement
5.3
Memory Mapped Addressing
When the CompactFlash Memory Card registers
are accessed via memory references, the registers
Table 5-4 Memory Mapped Decoding
-REG
A10
A9-A4
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
0
X
1
1
X
1
1
X
Notes:
1. Register 0 is accessed with -CE1 low and -CE2 low as a word register on the combined Odd Data Bus and
Even Data Bus (D15-D0). This register may also be accessed by a pair of byte accesses to the offset 0 with
-CE1 low and -CE2 high. Note that the address space of this word register overlaps the address space of the
Error and Feature byte-wide registers that lie at offset 1. When accessed twice as byte register with -CE1
low, the first byte to be accessed is the even byte of the word and the second byte accessed is the odd byte
of the equivalent word access.
A byte access to address 0 with -CE1 high and -CE2 low accesses the error (read) or feature (write) register.
2. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1.
Register 8 is equivalent to register 0, while register 9 accesses the odd byte. Therefore, if the registers are
byte accessed in the order 9 then 8 the data will be transferred odd byte then even byte.
Repeated byte accesses to register 8 or 0 will access consecutive (even then odd) bytes from the data
buffer. Repeated word accesses to register 8, 9 or 0 will access consecutive words from the data buffer.
Repeated byte accesses to register 9 are not supported. However, repeated alternating byte accesses to
registers 8 then 9 will access consecutive (even then odd) bytes from the data buffer. Byte accesses to
register 9 access only the odd byte of the data.
3. Accesses to even addresses between 400h and 7FFh access register 8. Accesses to odd addresses
between 400h and 7FFh access register 9. This 1 Kbyte memory window to the data register is provided so
that hosts can perform memory to memory block moves to the data register when the register lies in memory
space.
Some hosts, such as the X86 processors, must increment both the source and destination addresses when
executing the memory to memory block move instruction. Some PCMCIA socket adapters also have auto
incrementing address logic embedded within them. This address window allows these hosts and adapters to
function efficiently.
Note that this entire window accesses the Data Register FIFO and does not allow random access to the data
buffer within the CompactFlash Memory Card.
SanDisk CompactFlash Memory Card Product Manual © 1998 SANDISK CORPORATION
CompactFlash Memory Card Product Manual
A3
A2
A1
A0
O f f s e t
0
0
0
0
0
0
0
0
1
1
0
0
1
0
2
0
0
1
1
3
0
1
0
0
4
0
1
0
1
5
0
1
1
0
6
0
1
1
1
7
1
0
0
0
8
1
0
0
1
9
1
1
0
1
D
1
1
1
0
E
1
1
1
1
F
X
X
X
0
8
X
X
X
1
9
appear in the common memory space window:
0-2K bytes as follows:
- O E = 0
Even RD Data
Error
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card /Head
Status
Dup. Even RD Data
Dup. Odd RD Data
Dup. Error
Alt Status
Drive Address
Even RD Data
Odd RD Data
-WE=0
Notes
Even WR Data
Features
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card/Head
Command
Dup. Even WR Data
Dup. Odd WR Data
Dup. Features
Device Ctl
Reserved
Even WR Data
Odd WR Data
1
2
2
2
2
3
3
49
Advertisement
Table of Contents
