Onkyo HT-R960 Service Manual page 35

7.1-ch home theater receiver
Hide thumbs Also See for HT-R960:
Table of Contents

Advertisement

IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-4
Q201
: D788E001BRFP266 (Floating-Point Digital Signal Processor)-4/5
TERMINAL DESCRIPTION
McASP0, McASP1, McASP2, and SPI1 Serial Ports
Pin Name
AHCLKR0/AHCLKR1
ACLKR0
AFSR0
AHCLKX0/AHCLKX2
ACLKX0
AFSX0
AMUTE0
AXR0[0]
AXR0[1]
AXR0[2]
AXR0[3]
AXR0[4]
AXR0[5]/SPI1_SCS
AXR0[6]/SPI1_ENA
AXR0[7]/SPI1_CLK
AXR0[8]/AXR1[5]/
SPI1_SOMI
AXR0[9]/AXR1[4]/
SPI1_SIMO
AXR0[10]/AXR1[3]
AXR0[11]/AXR1[2]
AXR0[12]/AXR1[1]
AXR0[13]/AXR1[0]
AXR0[14]/AXR2[1]
AXR0[15]/AXR2[0]
ACLKR1
AFSR1
AHCLKX1
ACLKX1
AFSX1
AMUTE1
SPI0, I2C0, and I2C1 Serial Port Pins
Pin Name
SPI0_SOMI/I2C0_SDA
SPI0_SIMO
SPI0_CLK/I2C0_SCL
SPI0_SCS/I2C1_SCL
SPI0_ENA/I2C1_SDA
Pin No.
Type
Description
143
IO
McASP0 and McASP1 Receive Master Clock
139
IO
McASP0 Receive Bit Clock
141
IO
McASP0 Receive Frame Sync (L/R Clock)
2
IO
McASP0 and McASP2 Transmit Master Clock
142
IO
McASP0 Transmit Bit Clock
144
IO
McASP0 Transmit Frame Sync (L/R Clock)
3
O
McASP0 MUTE Output
113
IO
McASP0 Serial Data 0
115
IO
McASP0 Serial Data 1
116
IO
McASP0 Serial Data 2
117
IO
McASP0 Serial Data 3
119
IO
McASP0 Serial Data 4
120
IO
McASP0 Serial Data 5 or SPI1 Slave Chip Select
121
IO
McASP0 Serial Data 6 or SPI1 Enable (Ready)
122
IO
McASP0 Serial Data 7 or SPI1 Serial Clock
126
IO
McASP0 Serial Data 8 or McASP1 Serial Data 5 or
SPI1 Data Pin Slave Out Master In
127
IO
McASP0 Serial Data 9 or McASP1 Serial Data 4 or
SPI1 Data Pin Slave In Master Out
130
IO
McASP0 Serial Data 10 or McASP1 Serial Data 3
131
IO
McASP0 Serial Data 11 or McASP1 Serial Data 2
134
IO
McASP0 Serial Data 12 or McASP1 Serial Data 1
135
IO
McASP0 Serial Data 13 or McASP1 Serial Data 0
137
IO
McASP0 Serial Data 14 or McASP2 Serial Data 1
138
IO
McASP0 Serial Data 15 or McASP2 Serial Data 0
9
IO
McASP1 Receive Bit Clock
12
IO
McASP1 Receive Frame Sync (L/R Clock)
McASP1 Transmit Master Clock
5
IO
7
IO
McASP1 Transmit Bit Clock
11
IO
McASP1 Transmit Frame Sync (L/R Clock)
4
O
McASP1 MUTE Output
Pin No.
Type
Description
111
IO
SPI0 Data Pin Slave Out Master In or I2C0 Serial Data
110
IO
SPI0 Data Pin Slave In Master Out
108
IO
SPI0 Serial Clock or I2C0 Serial Clock
107
IO
SPI0 Slave Chip Select or I2C1 Serial Clock
105
IO
SPI0 Enable (Ready) or I2C1 Serial Data
TX-SR606

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ht-r667

Table of Contents