Preliminary—Contents are proprietary and confidential. Do not photocopy or distribute.
Signal Flow
EQ
IN 1
EQ_A
EQ
IN 2
EQ_B
DC/DC
Figure 1-3. Signal Flow Diagram
DA-DHR/DH/DSR/DS/HR/H6802+ Installation and Operation Manual
Reclocker
RCLK_A
Reclocker
4×4
RCLK_B
CNFG
Shift register array
Inverter
Driver
Inverter
DRV_A
Inverter
Driver
Inverter
DRV_B
Streaming
Trans-
sub-board
ceiver
DA core
Chapter 1: Introduction
OUT 1
1-1
1-2
1-3
1-4
OUT 2
2-1
2-2
2-3
2-4
Streaming
bus
CTRL
bus
7