Conversion:
Resolution:
Sample rates:
Dynamic Range:
THD+Noise:
Internal clock jitter:
Analog Inputs:
Conversion:
Resolution:
Sample rates:
Dynamic Range:
THD+Noise:
Internal clock jitter:
Analog Outputs:+4dBm balanced or unbalanced, 75 Ohm
Digital outputs: Hi-Speed AES/EBU built in up to 200k or dual wire for 4 chan operation
Other formats on optional DIO Cards
External Sync.: Wordclock in and out.
Wordlock Out
used as house clock:
Wordlock In
Wordclock can be replaced by Superclock fiunction
Mains:
Weight, Dim::
* This ADC uses a 1 bit delta sigma modulator which achieves instristically better low level
linearity than the multibit counterparts. Although multibit ADC THD measurements are marginally
better, the distribution of distortion subjectively sounds less desirable than in 1 bit converter which
tends to exhibit certain silky quality. The same, currently worlds' highest performance 1 bit
modulator is used to produce genuine 1 bit DSD signal.
Specifications ADC*
Linear, 1 Bit *
128x oversampling at 44.1-48kHz
64x oversampling at 88.2-192kHz, optional 64xDSD and 128xDSD
24 bit, ( or 1 bit DSD)
44.1kHz, 48kHz, 88.2kHz, 96kHz, 176.4kHz, 192kHz
or wordclock 25-200kHz
120dB A-weighted, 117dB Total
-106dB (<0.0005%)
<10picoseconds
+4dBm balanced or unbalanced, 10 kOhm
Specifications DAC
Linear, multibit delta-sigma
PCM and 64xDSD and 128xDSD
24 bit, ( or 1 bit DSD)
44.1kHz, 48kHz, 88.2kHz, 96kHz, 176.4kHz, 192kHz
or wordclock 25-200kHz
123dB A-weighted, 120dB Total
-110dB (<0.0004%)
<10picoseconds
Specifications Other
or 256x Superclock
15 LS TTL loads max. Can be terminated with 75 Ohm. 6 Outs
TTL/5V input- internally switchable termination 75 Ohm.
100/115V-220/240V 50/60Hz switchable
14 pounds (7 kg), 1U x 19 inch x 10.5 inch deep
16
Need help?
Do you have a question about the 8X192 ADDA and is the answer not in the manual?
Questions and answers