40-Port Gigabit Ethernet (40X1Ge) Line Card - Cisco ASR 9001-S Overview And Reference Manual

Asr 9000 series aggregation services router
Hide thumbs Also See for ASR 9001-S:
Table of Contents

Advertisement

Ethernet Line Cards
the path from the two bridge FPGAs to the fabric interface chip is 60-Gbps. The total bandwidth from
fabric interface chip to the backplane is 46-Gbps redundant. The fabric interface chip connects through
four 23-Gbps links to the backplane.
Each NPU can handle up to 15-Gbps of line rate traffic (depending on the packet size and processing
requirements). The line cards can handle many different Ethernet protocols to provide Layer2/Layer3
switching. Each NPU can handle 30-Gbps of line rate data in a fully subscribed configuration. All
switching between ports is handled on the RSP/RP card, which is connected through the backplane to
all line cards. VOQ is implemented in the fabric interface chip both on the line cards and on the RSP/RP
card, which assures that all ingress data paths have equal access to their egress data ports.
Although the usable fabric bandwidth over the backplane from the fabric interface ASIC is 80-Gbps,
only up to 40-Gbps (usable data) flows over the interface plus any added overhead traffic (46-Gbps).

40-Port Gigabit Ethernet (40x1GE) Line Card

The 40-port Gigabit Ethernet (40x1GE) line card has 40 ports connected to SFP modules handling 40
Gigabit Ethernet interfaces through SGMII connections to four NPUs. The 40 SFP ports are organized
into four blocks of 10 ports. Each block of 10 ports connects to one NPU through an SGMII serial bus
interface.
The 40x1GE line card is available in base, extended, and low-queue versions. All versions are
functionally equivalent, with the extended version of the line card providing typically twice the service
scale of the base line card.
Figure 2-17
connectors and indicators.
Figure 2-17
B
a
c
k
p
l
a
n
e
Cisco ASR 9000 Series Aggregation Services Router Overview and Reference Guide
2-24
shows a block diagram for the 40x1GE line card, and
40-Port Gigabit Ethernet (40x1GE) Line Card Block Diagram
GE
CPU
PHY
FPGA
Fabric
Interface
Chip
FPGA
40x1GE
Line Card
Figure 2-18
10 x SFP
NPU
10 x SFP
NPU
NPU
10 x SFP
10 x SFP
NPU
Chapter 2
Functional Description
shows the front panel
OL-17501-09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents