Table of Contents
Advertisement
BIOS Setup
Timing M ode
This field has the capacity to automatically detect all of the DRAM timing. If you
set this field to [Manual], the following fields will be selectable. The settings are:
[Auto], [Manual].
M emclock index value (M hz)
W hen it is set to [Manual] in Timing Mode, user can place an artificial memory
clock on the system. Please note that memory is prevented from running faster
than this frequency.
CAS# Latency (Tcl)
W hen the Timing Mode is set to [Manual], the field is adjustable.This controls
the CAS latency, which determines the timing delay (in clock cycles) before
SDRAM starts a read command after receiving it. Settings: [Auto], [CL2.0],
[CL=2.5], [CL=3.0]. [CL=2.0] increases the system performance the most while
[CL=3.0] provides the most stable performance.
DRAM Bank Interleaving
This field selects 2-bank or 4-bank interleave for the installed SDRAM. Disable
the function if 16MB SDRAM is installed. Settings: [Disabled], [2-W ay], [4-Way].
Bank Intrlving Intrlck
This setting controls the bank interleaving interlock times. Options: [At least not],
[All present are].
Node M emory Interleaving
Interleave memory blocks across Processor Nodes. BIOS will AUTO detect the
capability of Memory System. Options: [Disabled], [AUTO].
Node Interleaving Interlock
This setting controls the node interlock times. Options: [At least not], [All present
are].
S/W M emory Hole Remapping
This field enables software to remap the physical memory to the address higher
than 00E0. (This item only activities in 64-bit OS) Setting options: [Disabled],
[Enabled].
H/W memory hole Remapping
This field enables hardware to remap the physical memory to the address
higher than 00E0. (This item only activities in 64-bit OS.) Setting options:
[Disabled], [Enabled].
H/W memory hole interlock
This setting controls the hardware memory hole interlock times. Options: [At
least not], [All present are].
3-11
Advertisement
Table of Contents
