Download  Print this page

Advertisement

STR-DA2400ES/DG920
Pin No.
Pin Name
D11
ACLKX2
D12, D13
DVDD
D14
EM_WAIT
D15
EM_OE#
D16
SPI0_ENA#
E1
ACLKR1
E2
ACLKX1
E3
UHPI_HD[21]
E4
DVDD
E5
VSS
E6 to E11
CVDD
E12
VSS
E13
DVDD
E14
UHPI_HD[8]
E15
EM_CS[2]#
E16
EM_RW
F1
AFSR1
F2
AFSX1
UHPI_HD[19],
F3, F4
UHPI_HD[20]
F5 to F12
VSS
UHPI_HD[10],
F13, F14
UHPI_HD[9]
F15
EM_CS[0]#
F16
EM_RAS#
G1
VSS
G2
RESET#
UHPI_HD[17],
G3, G4
UHPI_HD[18]
G5
CVDD
G6 to G11
VSS
G12
CVDD
UHPI_HD[12],
G13, G14
UHPI_HD[11]
G15
EM_BA[0]
G16
VSS
H1
UHPI_HD[16]
H2
CLKIN
H3
VSS
H4
UHPI_HD[31]
H5
CVDD
H6 to H11
VSS
H12
CVDD
UHPI_HD[14],
H13, H14
UHPI_HD[13]
H15
EM_A[10]
H16
EM_BA[1]
J1
OSCVSS
J2
OSCIN
J3
OSCOUT
J4
OSCVDD
J5
CVDD
J6 to J11
VSS
J12
CVDD
J13
UHPI_HD[15]
J14
DVDD
J15, J16
EM_A[1], EM_A[0]
98
I/O
O
Interrupt signal output to the system controller
-
Power supply terminal (+3.3V) (for IO)
I
Not used
O
Not used
I
Chip enable signal input from the system controller
I
Bit clock signal input from the digital audio interface receiver and HDMI receiver
O
Bit clock signal output to the D/A converter
I/O
Not used
-
Power supply terminal (+3.3V) (for IO)
-
Ground terminal
-
Power supply terminal (+1.26V) (for core)
-
Ground terminal
-
Power supply terminal (+3.3V) (for IO)
I/O
Not used
O
Not used
O
Not used
I
L/R sampling clock signal input from the digital audio interface receiver and HDMI receiver
O
L/R sampling clock signal output to the D/A converter
I/O
Not used
-
Ground terminal
I/O
Not used
O
Chip select signal output to the SD-RAM
O
Row address strobe signal output to the SD-RAM
-
Ground terminal
I
Reset signal input from the system controller
I/O
Not used
-
Power supply terminal (+1.26V) (for core)
-
Ground terminal
-
Power supply terminal (+1.26V) (for core)
I/O
Not used
O
Bank address signal output to the SD-RAM
-
Ground terminal
I/O
Not used
I
Not used
-
Ground terminal
I/O
Not used
-
Power supply terminal (+1.26V) (for core)
-
Ground terminal
-
Power supply terminal (+1.26V) (for core)
I/O
Not used
O
Address signal output to the SD-RAM
O
Bank address signal output to the SD-RAM
-
Ground terminal for oscillator
I
System clock input terminal (25 MHz)
O
System clock output terminal (25 MHz)
-
Power supply terminal for oscillator
-
Power supply terminal (+1.26V) (for core)
-
Ground terminal
-
Power supply terminal (+1.26V) (for core)
I/O
Not used
-
Power supply terminal (+3.3V) (for IO)
O
Address signal output to the SD-RAM
Description
"L": reset

Advertisement

Table of Contents

   Also See for Sony STR DA2400ES - 7.1 Channel Home Theater AV Receiver

   Related Manuals for Sony STR DA2400ES - 7.1 Channel Home Theater AV Receiver

This manual is also suitable for:

Str-da2400esStr-dg920

Comments to this Manuals

Symbols: 0
Latest comments: