Download  Print this page

Advertisement

Pin No.
Pin Name
AA1
NC
AA2 to
DGND_ADC
AA4
AA23
MSTR0_SDA
AA24
MSTR0_SCL
AA25
VGA0_SDA
AA26
VGA0_SCL
AB1
A1P
AB2
SV1P
AB3
AGND_ADC
AB4
ADC_1.8V
AB23
IO_3.3V
AB24
IRO
AB25
MSTR2_SDA
AB26
MSTR2_SCL
AC1
C1P
AC2
B1P
AC3
AGND_ADC
AC4, AC5
ADC_1.8V
AC6
AGND_ADC
AC7
VOUT2
AC8
AGND_ADC
AC9
LBADC_3.3V
AC10
LBADC_IN4
AC11
LBADC_GND
AC12
AVSIN_DATA
AC13
EXTOSD_HS
AC14
IO_3.3V
AC15
OCMADDR18
AC16
IO_3.3V
AC17
OCMADDR11
AC18
IO_3.3V
AC19
OCMADDR4
AC20
IO_3.3V
AC21
OCMDATA13
AC22
IO_3.3V
AC23
OCMDATA6
AC24
OCM_CS2N
AC25
OCN_RE_N
AC26
OCN_WE_N
AD1
AN
AD2
AGND_ADC
AD3 to
ADC1_3.3V
AD5
AD6, AD7
ADC2_3.3V
AD8
AGND_ADC
AD9
RESET
AD10
LBADC_IN3
AD11
LBADC_RETURN
AD12
AVSIN_WORDSEL
AD13
EXTOSD_VS
AD14
AVSOUT_DATA
OCMADDR19,
OCMADDR15,
AD15 to
OCMADDR12,
AD20
OCMADDR8,
OCMADDR5,
OCMADDR1
AD21 to
OCMDATA14, OCMDA-
AD23
TA10, OCMDATA7
AD24
ROM_CS_N
I/O
-
Not used
-
Ground terminal
I/O
Two-way data bus with the EEPROM
O
Serial clock signal output to the EEPROM
-
Not used
-
Not used
I
Video signal (PR/CR) input from the video input selector (for component video signal)
-
Not used
-
Ground terminal
-
Power supply terminal (+1.8V)
-
Power supply terminal (+3.3V)
-
Not used
I/O
Not used
O
Not used
I
Video signal input (Y) from the video input selector (for component video signal)
I
Video signal (PB/CB) input from the video input selector (for component video signal)
-
Ground terminal
-
Power supply terminal (+1.8V)
-
Ground terminal
-
Not used
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Not used
-
Ground terminal
-
Not used
-
Not used
-
Power supply terminal (+3.3V)
O
Address signal output to the fl ash memory
-
Power supply terminal (+3.3V)
O
Address signal output to the fl ash memory
-
Power supply terminal (+3.3V)
O
Address signal output to the fl ash memory
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the fl ash memory
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the fl ash memory
O
Chip select signal output terminal
O
Read enable signal output to the fl ash memory
O
Write enable signal output to the fl ash memory
-
Not used
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
-
Ground terminal
I
Reset signal input from the system controller
-
Not used
-
Not used
-
Not used
-
Not used
-
Not used
O
Address signal output to the fl ash memory
I/O
Two-way data bus with the fl ash memory
O
Chip enable signal output to the fl ash memory
STR-DA2400ES/DG920
Description
Not used
"L": reset
95

Advertisement

Table of Contents

   Also See for Sony STR DA2400ES - 7.1 Channel Home Theater AV Receiver

   Related Manuals for Sony STR DA2400ES - 7.1 Channel Home Theater AV Receiver

This manual is also suitable for:

Str-da2400esStr-dg920

Comments to this Manuals

Symbols: 0
Latest comments: