Table of Contents
Advertisement
Quick Links
SN65HVD101 and SN65HVD102 EVM User's Guide
This user's guide describes the SN65HVD101 and SN65HVD102 evaluation module (EVM). Hereafter in
this document, SN65HVD101 and SN65HVD102 will be referred to as SN65HVD10x. This EVM helps
designers evaluate the device performance, supporting the fast development and analysis of IO-Link
transmission systems using the SN65HVD10x IO-Link physical layer devices.
......................................................................................................................
1
2
2.1
3
3.1
3.2
3.3
1
2
3
4
SN65HVD101 Schematic
1
EVM Jumper Settings
2
3
1
Features
The features of this EVM are listed below:
•
Configurable CQ Output: push-pull, high-side, or low-side for SIO mode
•
3.3-V and 5-V configurable integrated LDO (SN65HVD101 only)
•
Remote wake-up indicator
•
Current-limit indicator
•
Configurable current limits
•
9-V to 36-V supply range
•
Power Good indicator
•
Over-temperature protection
•
Reverse polarity protection
•
Tolerant to 50-V peak line voltage
•
20-pin QFN package, 3.5 mm × 4 mm
SLLU178 - February 2013
Submit Documentation Feedback
...............................................................................................................
.....................................................................................
..............................................................................................
........................................................................................
.............................................................................................
.........................................................................................
.................................................................................................
........................................................................................
..............................................................................................
..................................................................................................
......................................................................................................
.................................................................................................................
.............................................................................................................
Copyright © 2013, Texas Instruments Incorporated
List of Figures
List of Tables
SN65HVD101 and SN65HVD102 EVM User's Guide
User's Guide
SLLU178 - February 2013
1
2
2
3
3
4
7
2
3
4
7
4
5
5
1
Advertisement
Table of Contents
Subscribe to Our Youtube Channel
Related Manuals for Texas Instruments SN65HVD101
Summary of Contents for Texas Instruments SN65HVD101
-
Page 1: Table Of Contents
This user’s guide describes the SN65HVD101 and SN65HVD102 evaluation module (EVM). Hereafter in this document, SN65HVD101 and SN65HVD102 will be referred to as SN65HVD10x. This EVM helps designers evaluate the device performance, supporting the fast development and analysis of IO-Link transmission systems using the SN65HVD10x IO-Link physical layer devices. -
Page 2: Evm Overview
These PHY devices will exchange data with the Master node, acting as a complete physical layer for bi-directional communication. The SN65HVD101 device integrates a linear regulator that generates either 3.3 V or 5 V from the 24-V-nominal IO-Link L+ voltage for supplying power to the PHY as well as a local controller and additional circuits. -
Page 3: Evm Setup And Precautions
To evaluate the performance of the SN65HVD101 you need the following equipment: 1. Power supply capable of supplying 3.3 V. 5 V if using the SN65HVD102 device. 2. Power supply capable of supplying 24 V across Lp (supply) and Ln (GND), if using the SN65HVD101 device. -
Page 4: Evm Jumper Settings
HVD102 - Input Voltage OPEN VCC_IN = Supplied Vcc Supply JMP9 Microcontroller interface Contact pins for interfacing with a microcontroller SN65HVD101 and SN65HVD102 EVM User's Guide SLLU178 – February 2013 Submit Documentation Feedback Copyright © 2013, Texas Instruments Incorporated... -
Page 5: Status Leds
20k ohm 1206 Panasonic-ECG ERJ-8ENF2002V 0 ohm 1210 KOA Speer RK73Z2ETTE TB1, TB2 Terminal TB_THRTSCR_ Phoenix Contact 1725669 Block 1x3 1x3_100 SLLU178 – February 2013 SN65HVD101 and SN65HVD102 EVM User's Guide Submit Documentation Feedback Copyright © 2013, Texas Instruments Incorporated... - Page 6 _Series296 Shunts Kobiconn 151-8000-E Standoffs 140mil Drill hole Keystone 2027 Electronics Screws 140mil Drill hole Building PMSSS 440 0025 Fasteners C170 SN65HVD101 and SN65HVD102 EVM User's Guide SLLU178 – February 2013 Submit Documentation Feedback Copyright © 2013, Texas Instruments Incorporated...
-
Page 7: Sn65Hvd101 Schematic
EVM Setup and Precautions www.ti.com SN65HVD101 Schematic Figure 4 is the schematic for the SN65HVD101 EVM. VCC_IN Terminal Block 1x3 JMP8 VCC_OUT CC_IN VCC_IN VCC_OUT VCC_IN VCC_IN VCC_IN BLACK BLACK BLACK BLACK VCC_OUT 3.3uF VCC_IN 3.5k 3.5k 3.5k JMP2 1206... -
Page 8: Regulatory Compliance Information
Any exceptions to this are strictly prohibited and unauthorized by Texas Instruments unless user has obtained appropriate experimental/development licenses from local regulatory authorities, which is responsibility of user including its acceptable authorization. - Page 9 FCC Interference Statement for Class B EVM devices This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications.
- Page 10 Also, please do not transfer this product, unless you give the same notice above to the transferee. Please note that if you could not follow the instructions above, you will be subject to penalties of Radio Law of Japan. Texas Instruments Japan Limited (address) 24-1, Nishi-Shinjuku 6 chome, Shinjuku-ku, Tokyo, Japan http://www.tij.co.jp...
- Page 11 FDA Class III or similar classification, then you must specifically notify TI of such intent and enter into a separate Assurance and Indemnity Agreement. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated...
-
Page 12: Important Notice
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. - Page 13 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments SN65HVD101EVM...
Need help?
Do you have a question about the SN65HVD101 and is the answer not in the manual?
Questions and answers