Summary of Contents for Texas Instruments SN65LVCP114
Page 1
SLLU160 – December 2011 SN65LVCP114 Evaluation Module (EVM) The Texas Instruments SN65LVCP114 Evaluation Module (EVM) board is used to evaluate the SN65LVCP114, 14.2Gbps Quad 1:2-2:1 Mux, Linear-Redriver with Signal Conditioning. This document provides guidance on the device's proper use by showing some operating configurations and test modes.
SN65LVCP114 EVM Schematic, USB Interface ................ SN65LVCP114 EVM PCB Layer Construction ............SN65LVCP114 Board Layout: Top Signal (Layer 1 of 6) ............SN65LVCP114 Board Layout: Internal Ground (Layer 2 of 6) ............SN65LVCP114 Board Layout: Internal Power (Layer 3 of 6) ............
QUAD 1:2-2:1 mux, linear-redriver switch with signal conditioning. The device linearly compensates for channel loss in backplane and active-cable applications. The architecture of the SN65LVCP114 crosspoint switch is designed to work effectively with ASIC or FPGA products implementing digital equalization by using decision feedback equalizer (DFE) technology.
SN65LVCP114 EVM Board Configuration The SN65LVCP114 is operated from a 2.5-V or 3.3-V power supply with a 1.0 A or greater current rating. The SN65LVCP114 has three ports; each port has four lanes. The switch logic of the SN65LVCP114 is implemented to support 2:1 MUX per lane, 1:2 DEMUX per lane, and independent lane switching.
Figure 2. SN65LVCP114 EVM Jumper Description Test Setup The SN65LVCP114 EVM gives the developer two control interface options for operation, I2C or GPIO mode. Input and Output differential pairs are available through edge-launch SMAs with approximately 2.5 inches of trace with Rogers Low–Dielectric material with 0.1 µF AC Coupling capacitors. Power to the device, VCC, is applied using banana jacks (P1, P2).
I2C Mode The I2C mode is implemented using the SN65LVCP114 user interface software included in the CD-ROM with the EVM. Refer to the SN65LVCP114 EVM GUI User’s Guide for details on how to use the GUI. Table 2 shows the appropriate jumper settings on the EVM to configure the device in I2C mode. Refer to Appendix A for jumper shunt settings.
GPIO Mode www.ti.com Table 4. SN65LVCP114 EVM GPIO Mode Settings Ref Des Symbol GPIO Mode Pin Description JMP8 I2C_A0_EQA1 3 level control for EQ gain of port A JMP6 I2C_A1_EQB1 3 level control for EQ gain of port B JMP3...
Bill of Materials www.ti.com Bill of Materials Table 5. SN65LVCP114 EVM Bill of Materials Reference Value Part Part Number Manufacturer C1–C12, C22, C29–C45 0.1 µF 0201 CAP LMK063BJ104KP-F Taiyo Yuden 47 µF 1210 CAP EMK325BJ476MM-T Taiyo Yuden 22 µF 1206 CAP...
Page 17
Bill of Materials www.ti.com Table 5. SN65LVCP114 EVM Bill of Materials (continued) Reference Value Part Part Number Manufacturer R81, R82 33 Ω 0402 RES RR0510R-330-D Susumu Co., Ltd. 1 MΩ 0402 RES RMCF0402FT1M00 STACKPOLE ELEC. INC. R85–R87, R91–R96 4.99 KΩ_DNI...
Board Layout www.ti.com Board Layout Figure 11. SN65LVCP114 EVM PCB Layer Construction NOTE: Always consult your board manufacturer for their process/design requirements to ensure the desired impedance is achieved. SLLU160 – December 2011 SN65LVCP114 Evaluation Module (EVM) Submit Documentation Feedback...
Page 27
Any exceptions to this are strictly prohibited and unauthorized by Texas Instruments unless user has obtained appropriate experimental/development licenses from local regulatory authorities, which is responsibility of user including its acceptable authorization.
Page 28
FCC Interference Statement for Class B EVM devices This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications.
Page 29
Also, please do not transfer this product, unless you give the same notice above to the transferee. Please note that if you could not follow the instructions above, you will be subject to penalties of Radio Law of Japan. Texas Instruments Japan Limited (address) 24-1, Nishi-Shinjuku 6 chome, Shinjuku-ku, Tokyo, Japan http://www.tij.co.jp...
Page 31
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.
Need help?
Do you have a question about the SN65LVCP114 and is the answer not in the manual?
Questions and answers