Download Print this page

Advertisement

Quick Links

This user's guide describes the characteristics, operation, and use of the
interface and
ADS8484
module (EVM). A complete circuit description, schematic diagram, and bill of materials are included.
Throughout this document, the term evaluation module and the abbreviation EVM are synonymous with
the ADS848xEVM. For ease of reading, this user's guide refers to the ADS8482EVM or ADS8484EVM as
the ADS848xEVM. Operation of the EVM for both devices is identical, unless otherwise noted.
1
EVM Overview
...................................................................................................................
2
Introduction
3
Analog Interface
4
Digital Interface
5
Power Supplies
6
Using the ADS848xEVM
7
Related Documentation from Texas Instruments
Appendix A
ADS848xEVM Bill of Materials
Appendix B
ADS848xEVM LAYOUT
Appendix C
ADS848xEVM Schematic
1
Input Buffer Circuit, Default Configuration
2
Input Buffer, Bipolar Fully Differential Input
B-1
Top Layer – Layer 1
B-2
Ground Plane – Layer 2
B-3
Power Plane – Layer 3
B-4
Bottom Layer – Layer 4
.................................................................................................................
B-5
Top Overlay
B-6
Bottom Overlay
1
Analog Input Connector
2
Analog Circuitry Jumper Configurations
3
Pinout for Parallel Control Connector P3
4
Jumper Settings
5
Data Bus Connector P2
6
Pinout for Converter Control Connector, J6
7
Power-Supply Test Points
8
Power Connector, J1, Pinout
A-1
Bill of Materials
C5000, C6000 are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
SLAU186A – August 2006 – Revised September 2008
Submit Documentation Feedback
18-bit, 1.25-MHz, parallel interface, analog-to-digital converter (ADC) evaluation
...............................................................................................................
..............................................................................................................
..............................................................................................................
..............................................................................................................
....................................................................................................
..................................................................................
.........................................................................................
.......................................................................................
................................................................................
..............................................................................
.......................................................................................................
...................................................................................................
....................................................................................................
...................................................................................................
.............................................................................................................
.....................................................................................................
..................................................................................
.................................................................................
..............................................................................................................
.....................................................................................................
..............................................................................
..................................................................................................
...............................................................................................
.............................................................................................................
SLAU186A – August 2006 – Revised September 2008
Contents
......................................................................
List of Figures
List of Tables
User's Guide
ADS848xEVM
ADS8482
18-bit, 1-MHz, parallel
ADS848xEVM
2
2
2
6
8
9
10
11
13
19
4
5
13
14
15
16
17
18
2
6
6
7
7
8
8
8
11
1

Advertisement

loading
Need help?

Need help?

Do you have a question about the ADS848 EVM Series and is the answer not in the manual?

Questions and answers

Summary of Contents for Texas Instruments ADS848 EVM Series

  • Page 1 Power-Supply Test Points ....................Power Connector, J1, Pinout ......................Bill of Materials C5000, C6000 are trademarks of Texas Instruments. All other trademarks are the property of their respective owners. SLAU186A – August 2006 – Revised September 2008 ADS848xEVM Submit Documentation Feedback...
  • Page 2 EVM Overview www.ti.com EVM Overview Features • Full-featured evaluation board for the high-speed, 18-bit ADS8482 and ADS8484 1-MSPS/1.25-MSPS, single-channel, parallel interface, SAR-type analog-to-digital converters • Onboard signal conditioning • Onboard reference • Input and output digital buffers • Onboard decoding for stacking multiple EVMs Introduction ADS8482 is an 18-bit, 1-MSPS analog-to-digital converter (ADC) with an internal 4.096-V reference...
  • Page 3 Analog Interface www.ti.com Input Signal Conditioning The analog input circuitry, consisting of three THS4031 operational amplifiers, allow the user to install passive components to configure the EVM for positive or negative gains, as well as input range scaling, filtering, and level translation (for example, adding a dc offset). The installed operational amplifiers are housed in an industry-standard SOIC footprint.
  • Page 4 Analog Interface www.ti.com 75 W -12 V (+) IN THS4031 0 V to 4 V 0 V to 4 V +12 V 2.2 nF 300 W 300 W -12 V ( ) IN THS4031 0 V to 4 V +2.048 V +12 V Figure 1.
  • Page 5 Analog Interface www.ti.com 300 W -12 V 1 kW +4.096 V SJP2 (+) IN THS4031 1 kW 0 V to 4 V 4 V to 4 V +12 V 2.2 nF 300 W -12 V 1 kW +4.096 V SJP8 ( ) IN THS4031 1 kW...
  • Page 6 P2, P3, and J6. These connectors are 0.1-inch center, plug and socket connectors that allow the user to plug the ADS848xEVM into the various motherboard interface boards from Texas Instruments, or connect via ribbon cable to a variety of user development boards.
  • Page 7 Digital Interface www.ti.com Conversions are initiated on the falling edge of the convert start signal. It is therefore critical to provide a clean, low-jitter, Convert Start (CONVST) pulse when measuring large amplitude and/or high-frequency input signals. The CONVST signal can be applied to the ADS848x from the decoder outputs, at J6 pin 5, or from connector P3 pin 17.
  • Page 8 Power Supplies www.ti.com Table 5. Data Bus Connector P2 (continued) Description Signal Name Connector Pin No. Signal Name Description Data bit 15 DB15 P2.31 P2.32 Ground Data bit 16 DB16 P2.33 P2.34 Ground Data bit 17 DB17 P2.35 P2.36 Ground This evaluation module provides direct access to all the ADC input control and output signals via connector J4;...
  • Page 9 Using the ADS848xEVM www.ti.com Using the ADS848xEVM The ADS848xEVM functions as a reference design, a prototyping board, and a software test platform. As a Reference Design As a reference design, the ADS848xEVM contains the essential circuitry to showcase the analog-to-digital converter.
  • Page 10 Related Documentation from Texas Instruments To obtain a copy of any of the following TI documents, call the Texas Instruments Literature Response Center at (800) 477-8924 or the Product Information Center (PIC) at (972) 644-5580. When ordering, identify this user's guide by its title and literature number. Updated documents can also be obtained through the TI Web site at www.ti.com.
  • Page 11 Appendix A www.ti.com Appendix A ADS848xEVM Bill of Materials Table A-1 lists the complete bill of materials for the ADS848xEVM. The schematic diagram also is provided for reference. Contact the Product Information Center or send an e-mail to dataconvapps@list.ti.com for questions regarding this EVM. Table A-1.
  • Page 12 ADS848x 18-bit, 1-MSPS/1.25-MSPS THS4031 U6 U7 8-SOP(D) Texas Instruments THS4031IDR 100-MHz low-noise high-speed amplifier SN74AHC245PWR U8–U11 20-TSSOP(PW) Texas Instruments SN74AHC245PWR Octal Bus Transceiver, 3-State SN74AHC1G04DBV U12 5-SOT(DBV) Texas Instruments SN74AHC1G04DBVR Single Inverter Gate SN74AHC138PWR 16-TSSOP(PW) Texas Instruments SN74AHC138PWR 3-Line To 8-Line Decoder /...
  • Page 13 Appendix B www.ti.com Appendix B ADS848xEVM LAYOUT This appendix contains the EVM layout. Figure B-1. Top Layer – Layer 1 SLAU186A – August 2006 – Revised September 2008 ADS848xEVM LAYOUT Submit Documentation Feedback...
  • Page 14 Appendix B www.ti.com Figure B-2. Ground Plane – Layer 2 ADS848xEVM LAYOUT SLAU186A – August 2006 – Revised September 2008 Submit Documentation Feedback...
  • Page 15 Appendix B www.ti.com Figure B-3. Power Plane – Layer 3 SLAU186A – August 2006 – Revised September 2008 ADS848xEVM LAYOUT Submit Documentation Feedback...
  • Page 16 Appendix B www.ti.com Figure B-4. Bottom Layer – Layer 4 ADS848xEVM LAYOUT SLAU186A – August 2006 – Revised September 2008 Submit Documentation Feedback...
  • Page 17 Appendix B www.ti.com Figure B-5. Top Overlay SLAU186A – August 2006 – Revised September 2008 ADS848xEVM LAYOUT Submit Documentation Feedback...
  • Page 18 Appendix B www.ti.com Figure B-6. Bottom Overlay ADS848xEVM LAYOUT SLAU186A – August 2006 – Revised September 2008 Submit Documentation Feedback...
  • Page 19 Appendix C www.ti.com Appendix C ADS848xEVM Schematic The ADS848xEVM schematic is appended to this page. SLAU186A – August 2006 – Revised September 2008 ADS848xEVM Schematic Submit Documentation Feedback...
  • Page 20 Revision History ECN Number Approved Analog-to-Digital Converter 11 12 13 14 15 16 17 18 19 20 EXT_REF Analog Input Power & Digital Buffer +AVCC B_DB[17...0] B_DB[17...0] B_DB0 +5VA B_DB1 DGND AGND B_DB2 B_DB3 +3.3VD +5VD B_DB4 B_DB5 B_DB6 +BVDD B_DB7 +BVDD B_DB8...
  • Page 21 Revision History **VRE4141** ECN Number Approved +5VCC EXT_REF +VIN VREF SJP1 49.9 22uF GND_F OUT_F GND_F OUT_F GND_S OUT_S 0.47uF GND_S OUT_S ENABLE 0.47uF ENABLE +5VCC REF3230 +5VCC +5VCC +5VCC REF3240 B_CS B_CS B_RD 2.2uF B_RD B_CONVST 2.2uF B_CONVST B_BYTE B_BYTE B_BUS18/16 B_BUS18/16...
  • Page 22 Revision History TP11 ECN Number Approved +VCC +5VCC +AVCC MMZ2012R601A MMZ2012R601A 10uF 1000pF 10uF 1000pF 10uF 10uF TP10 TP13 +VBD +BVDD MMZ2012R601A 10uF 1000pF 1000pF 10uF 10uF 10uF TP12 TP14 MMZ2012R601A -VCC +VBD +VBD 0.1uF +VBD DB[17...0] DB[17...0] DB10 B_DB10 DB11 B_DB11 +VBD...
  • Page 23 EVALUATION BOARD/KIT IMPORTANT NOTICE Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards.
  • Page 24 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

This manual is also suitable for:

Ads8482Ads8484Ads8482evmAds8484evm