Table of Contents
Advertisement
Schematic Diagrams
SOC Display Interface
D
Sheet 3 of 31
[16]
C
SOC Display
Interface
[14,15]
B
A
B - 4 SOC Display Interface
5
4
HDMI
[13]
[13]
[13]
[13]
[13]
1.8VS
[13]
[13]
R104
[13]
*10K_04
R1402.2K_04
1.8VS
Q11
G
2SK3018S3
R1352.2K_04
[13]
HDMI_HPD-C
[16]
VGA
[16]
[16]
[16]
1.8VS
R125
[16]
VGA_AUX_CH_P
*10K_04
[16]
VGA_AUX_CH_N
R133 *2.2K_04
1.8VS
R60
R132 *2.2K_04
VGA_HPD
0_04
Q36
G
*2SK3018S3
[14]
eDP
[14]
D02
[14]
[14]
1.8VS
R122
*100K_04
[14]
[14]
R127
*0_04
SOC_BRIGHTNESS
[11]
SOC_BRIGHTNESS
Q35
SOC_BKLTEN
[11]
SOC_BKLTEN
G
2SK3018S3
SOC_ENAVDD
EDP_HPD
[15]
SOC_ENAVDD
R110
100_1%_04
D02 ADDQ35 FOR
ISSUE
Hardware Straps (1)
GPIO_43
Ensure that this strap is pulled HIGH when
RSM_RST_N de-asserts for normal platform operation.
Internal PU 20K CMOS
SOC_GPIO43
5
4
3
U25C
AH1
HDMI_DATA0P
DDI0_TXP_0
AH3
HDMI_DATA0N
DDI0_TXN_0
AE2
HDMI_DATA1P
DDI0_TXP_1
AE3
HDMI_DATA1N
DDI0_TXN_1
DDI0/DDI_B
AJ2
HDMI_DATA2P
DDI0_TXP_2
AJ3
HDMI_DATA2N
DDI0_TXN_2
AG2
HDMI_CLOCKP
DDI0_TXP_3
AG3
HDMI_CLOCKN
DDI0_TXN_3
AC12
DDI0_AUXP
AC10
DDI0_AUXN
HDMI_HPD
C39
DDI0_HPD
HDMI_CTRLCLK
B43
DDI0_DDC_SCL
HDMI_CTRLDATA
C43
DDI0_DDC_SDA
AA2
VGA_LANE0P
DDI1_TXP_0
AA3
VGA_LANE0N
DDI1_TXN_0
Y3
VGA_LANE1P
DDI1_TXP_1
Y1
DDI1/DDI_C
VGA_LANE1N
DDI1_TXN_1
AD1
DDI1_TXP_2
AD3
DDI1_TXN_2
AC2
DDI1_TXP_3
AC3
DDI1_TXN_3
AC7
DDI1_AUXP
AC5
DDI1_AUXN
DDI1_CTRLCLK
C42
DDI1_DDC_SCL
DDI1_CTRLDATA
A42
DDI1_DDC_SDA
VGA_HPD_R
C38
DDI1_HPD
AE12
EDP_TXP_0
EDP_TXP_0
AE13
EDP_TXN_0
EDP_TXN_0
AC15
EDP_TXP_1
EDP_TXP_1
AC17
eDP/DDI_A
EDP_TXN_1
EDP_TXN_1
AE10
EDP_TXP_2
AE8
EDP_TXN_2
AE5
EDP_TXP_3
AE7
EDP_TXN_3
W17
EDP_AUXP
EDP_AUXP
W15
EDP_AUXN
EDP_AUXN
EDP_HPD_R
B39
EDP_HPD
B41
PNL0_BKLCTL
C40
PNL0_BKLTEN
C41
PNL0_VDDEN
EDP_PLLOBS_DP
AA5
EDP_RCOMP_P
EDP_PLLOBS_DN
AA7
EDP_RCOMP
3 OF 13
1.8VS
1.8VA
Flash Descriptor Override
0=No Override (Normal Operation)
1=Override
Internal PD 20K CMOS
SOC_GPIO42
R422
4.7K_1%_04
[4,5,6,7,8,9,11,17,18,19,22,23,24]
3
2
1
1.8VS
AL2
MDSI_A_CLKP
AM3
MDSI_A_CLKN
AG13
MDSI_C_CLKP
AG12
MDSI_C_CLKN
Q14A
HDMI_CTRLCLK
1
6
AN5
MDSI_A_DP_0
AN7
MTDK3S6R
MDSI_A_DN_0
Q14B
AJ15
HDMI_CTRLDATA
MDSI_A_DP_1
4
3
AJ17
MDSI_A_DN_1
MDSI
MTDK3S6R
AJ7
MDSI_A_DP_2
AJ5
MDSI_A_DN_2
AJ10
MDSI_A_DP_3
AJ12
MDSI_A_DN_3
AG15
MDSI_C_DP_0
AG17
MDSI_C_DN_0
AG8
MDSI_C_DP_1
AG10
MDSI_C_DN_1
AG7
MDSI_C_DP_2
AG5
MDSI_C_DN_2
AE15
MDSI_C_DP_3
AE17
MDSI_C_DN_3
R53
MIPI_I2C_SCL
R54
MIPI_I2C_SDA
Hi=override
D30
Lo=No Override
T53
SOC_GPIO43
RB751S-40G
MDSI_C_TE
T55
SOC_GPIO42
A
C
ME_W E
MDSI_A_TE
AL5
MDSI_RCOMP
R121
150_1%_04
MDSI_RCOMP
R108
R131
R126
*100K_04
*100K_04
*100K_04
SOC_BKLTEN
SOC_BRIGHTNESS
SOC_ENAVDD
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[03] SOC DISPLAY INTERFACE
[03] SOC DISPLAY INTERFACE
[03] SOC DISPLAY INTERFACE
Size
Size
Size
Document Number
Document Number
Document Number
[5,17,20,23]
1.8VS
6-71-W51G0-D02
6-71-W51G0-D02
6-71-W51G0-D02
A3
A3
A3
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
1.8VA
Date:
Date:
Date:
Tuesday, January 30, 2018
Tuesday, January 30, 2018
Tuesday, January 30, 2018
Sheet
Sheet
Sheet
2
1
HDMI_SCL-C
[13]
HDMI_SDA-C
[13]
D
C
[19]
B
A
Rev
Rev
Rev
3.0
3.0
3.0
3
3
3
of
of
of
35
35
35
Advertisement
Table of Contents
