Soc Ddr - Clevo W517GU Service Manual

Table of Contents

Advertisement

SOC DDR

5
U25A
DDR4_LP3_LP4
BJ36
[12]
M_A_DQ40
MEM_CH0_DQ40
BK37
[12]
M_A_DQ41
MEM_CH0_DQ41
BJ35
[12]
M_A_DQ42
MEM_CH0_DQ42
BL36
D
[12]
M_A_DQ43
MEM_CH0_DQ43
BJ39
[12]
M_A_DQ44
MEM_CH0_DQ44
BL40
[12]
M_A_DQ45
MEM_CH0_DQ45
BJ40
[12]
M_A_DQ46
MEM_CH0_DQ46
BK41
[12]
M_A_DQ47
MEM_CH0_DQ47
BA35
[12]
M_A_DQ32
MEM_CH0_DQ32
AY33
[12]
M_A_DQ33
MEM_CH0_DQ33
BA33
[12]
M_A_DQ34
MEM_CH0_DQ34
AY35
[12]
M_A_DQ35
MEM_CH0_DQ35
BA37
[12]
M_A_DQ36
MEM_CH0_DQ36
AY37
[12]
M_A_DQ37
MEM_CH0_DQ37
AY39
[12]
M_A_DQ38
MEM_CH0_DQ38
BA39
[12]
M_A_DQ39
MEM_CH0_DQ39
BL34
[12]
M_A_DQ56
MEM_CH0_DQ56
BL30
[12]
M_A_DQ57
MEM_CH0_DQ57
BJ29
[12]
M_A_DQ58
MEM_CH0_DQ58
BK29
[12]
M_A_DQ59
MEM_CH0_DQ59
BJ33
[12]
M_A_DQ60
MEM_CH0_DQ60
BK33
[12]
M_A_DQ61
MEM_CH0_DQ61
BJ34
[12]
M_A_DQ62
MEM_CH0_DQ62
BJ30
[12]
M_A_DQ63
MEM_CH0_DQ63
BD29
[12]
M_A_DQ48
MEM_CH0_DQ48
BF29
DDR0
[12]
M_A_DQ49
MEM_CH0_DQ49
BH29
[12]
M_A_DQ50
MEM_CH0_DQ50
BF33
[12]
M_A_DQ51
MEM_CH0_DQ51
BC29
[12]
M_A_DQ52
MEM_CH0_DQ52
BD33
[12]
M_A_DQ53
MEM_CH0_DQ53
BF35
[12]
M_A_DQ54
MEM_CH0_DQ54
BH35
[12]
M_A_DQ55
MEM_CH0_DQ55
C
AR53
[12]
M_A_DQ0
MEM_CH0_DQ0
AP55
[12]
M_A_DQ1
MEM_CH0_DQ1
AP53
[12]
M_A_DQ2
MEM_CH0_DQ2
AN54
[12]
M_A_DQ3
MEM_CH0_DQ3
AU54
[12]
M_A_DQ4
MEM_CH0_DQ4
AV53
[12]
M_A_DQ5
MEM_CH0_DQ5
AV55
[12]
M_A_DQ6
MEM_CH0_DQ6
AW53
[12]
M_A_DQ7
MEM_CH0_DQ7
AU51
[12]
M_A_DQ8
MEM_CH0_DQ8
AU48
[12]
M_A_DQ9
MEM_CH0_DQ9
AU49
[12]
M_A_DQ10
MEM_CH0_DQ10
BA46
[12]
M_A_DQ11
MEM_CH0_DQ11
BA48
[12]
M_A_DQ12
MEM_CH0_DQ12
BA49
[12]
M_A_DQ13
MEM_CH0_DQ13
BA51
[12]
M_A_DQ14
MEM_CH0_DQ14
AR51
[12]
M_A_DQ15
MEM_CH0_DQ15
AY55
[12]
M_A_DQ16
MEM_CH0_DQ16
BA54
[12]
M_A_DQ17
MEM_CH0_DQ17
BA53
[12]
M_A_DQ18
MEM_CH0_DQ18
AY53
[12]
M_A_DQ19
MEM_CH0_DQ19
BC53
[12]
M_A_DQ20
MEM_CH0_DQ20
BD55
[12]
M_A_DQ21
MEM_CH0_DQ21
BE54
[12]
M_A_DQ22
MEM_CH0_DQ22
BD53
[12]
M_A_DQ23
MEM_CH0_DQ23
AN43
[12]
M_A_DQ24
MEM_CH0_DQ24
AN44
[12]
M_A_DQ25
MEM_CH0_DQ25
AR48
[12]
M_A_DQ26
MEM_CH0_DQ26
AU41
[12]
M_A_DQ27
MEM_CH0_DQ27
B
AU43
[12]
M_A_DQ28
MEM_CH0_DQ28
AN41
[12]
M_A_DQ29
MEM_CH0_DQ29
AN39
[12]
M_A_DQ30
MEM_CH0_DQ30
AU44
[12]
M_A_DQ31
MEM_CH0_DQ31
1 OF 13
Analog Thermal Sensor
6-17-10320-732
3.3V
PTH1
EW TF02-104F4F-N
A
1
2
1:2 (4mils:8mils)
5
4
3
U25B
AY3
MEM_CH1_DQ40
DDR4_LP3_LP4
BD3
AT53
MEM_CH1_DQ41
MEM_CH0_DQS0_P
M_A_DQSP0
[12]
BD1
AT55
MEM_CH1_DQ42
M_A_DQSN0
[12]
MEM_CH0_DQS0
BC3
MEM_CH1_DQ43
AY1
AW49
MEM_CH1_DQ44
MEM_CH0_DQS1_P
M_A_DQSP1
[12]
BA3
AW48
MEM_CH1_DQ45
M_A_DQSN1
[12]
MEM_CH0_DQS1
BA2
MEM_CH1_DQ46
BE2
BC54
MEM_CH1_DQ47
MEM_CH0_DQS2_P
M_A_DQSP2
[12]
AR8
BB53
MEM_CH1_DQ32
MEM_CH0_DQS2
M_A_DQSN2
[12]
AN15
MEM_CH1_DQ33
AN17
AR41
MEM_CH1_DQ34
M_A_DQSP3
[12]
AU12
MEM_CH0_DQS3_P
AR43
MEM_CH1_DQ35
MEM_CH0_DQS3
M_A_DQSN3
[12]
AN12
MEM_CH1_DQ36
AN13
AV37
MEM_CH1_DQ37
M_A_DQSP4
[12]
AU13
MEM_CH0_DQS4_P
AV35
MEM_CH1_DQ38
MEM_CH0_DQS4
M_A_DQSN4
[12]
AU15
MEM_CH1_DQ39
AP3
BL38
MEM_CH1_DQ56
M_A_DQSP5
[12]
AU2
MEM_CH0_DQS5_P
BJ38
MEM_CH1_DQ57
MEM_CH0_DQS5
M_A_DQSN5
[12]
AV3
MEM_CH1_DQ58
AW3
BF31
MEM_CH1_DQ59
M_A_DQSP6
[12]
AN2
MEM_CH0_DQS6_P
BD31
MEM_CH1_DQ60
M_A_DQSN6
[12]
AP1
MEM_CH0_DQS6
MEM_CH1_DQ61
AR3
BJ32
MEM_CH1_DQ62
M_A_DQSP7
[12]
AV1
MEM_CH0_DQS7_P
BK31
MEM_CH1_DQ63
M_A_DQSN7
[12]
AR5
MEM_CH0_DQS7
MEM_CH1_DQ48
BA8
BG54
MEM_CH1_DQ49
NCTF1
AU7
BH54
MEM_CH1_DQ50
AU5
NCTF2
BJ42
MEM_CH1_DQ51
NCTF3
BA5
BF39
MEM_CH1_DQ52
MEM_CH0_ODT1
M_A_ODT1
[12]
BA7
BK43
MEM_CH1_DQ53
M_A_CS1_N
[12]
AU8
MEM_CH0_CS1
MEM_CH1_DQ54
BA10
BL44
MEM_CH1_DQ55
NCTF4
BD39
BJ26
MEM_CH0_ODT0
M_A_ODT0
[12]
BJ43
MEM_CH1_DQ0
M_A_CS0_N
[12]
BL26
MEM_CH0_CS0
BF54
MEM_CH1_DQ1
MEM_CH0_CKE1
M_A_CKE1
[12]
BJ27
BF55
MEM_CH1_DQ2
MEM_CH0_CKE0
M_A_CKE0
[12]
BK27
MEM_CH1_DQ3
BJ23
BE49
MEM_CH1_DQ4
MEM_CH0_CLK0_P
M_A_CKP0
[12]
BK23
BE51
MEM_CH1_DQ5
MEM_CH0_CLK0
M_A_CKN0
[12]
BJ22
MEM_CH1_DQ6
BL22
BC49
MEM_CH1_DQ7
MEM_CH0_CLK1_P
M_A_CKP1
[12]
BD27
BC48
MEM_CH1_DQ8
MEM_CH0_CLK1
M_A_CKN1
[12]
BF27
MEM_CH1_DQ9
BH27
BD45
MEM_CH1_DQ10
M_A_MA0
[12]
BC27
MEM_CH0_MA0
BH50
MEM_CH1_DQ11
MEM_CH0_MA1
M_A_MA1
[12]
BH21
BH47
MEM_CH1_DQ12
BF23
MEM_CH0_MA2
M_A_MA2
[12]
BF45
MEM_CH1_DQ13
M_A_MA10
[12]
BD23
MEM_CH0_MA10
BH43
MEM_CH1_DQ14
MEM_CH0_MA13
M_A_MA13
[12]
BF21
BD41
MEM_CH1_DQ15
MEM_CH0_MA16
M_A_MA16
[12]
BK19
BH51
MEM_CH1_DQ16
M_A_BA1
[12]
BJ20
MEM_CH0_BA1
BD43
MEM_CH1_DQ17
MEM_CH0_BA0
M_A_BA0
[12]
BL20
BF43
MEM_CH1_DQ18
MEM_CH0_BG1
M_A_BG1
[12]
BJ21
BF41
MEM_CH1_DQ19
M_A_ACT_N
[12]
BJ17
MEM_CH0_ACT
BG52
MEM_CH1_DQ20
MEM_CH0_MA3
M_A_MA3
[12]
BJ16
MEM_CH1_DQ21
BK15
BK45
MEM_CH1_DQ22
BL16
MEM_CH0_MA4
M_A_MA4
[12]
BJ46
MEM_CH1_DQ23
M_A_MA5
[12]
BA21
MEM_CH0_MA5
BJ44
MEM_CH1_DQ24
MEM_CH0_MA6
M_A_MA6
[12]
AY23
BJ47
MEM_CH1_DQ25
MEM_CH0_MA7
M_A_MA7
[12]
BA23
BJ45
MEM_CH1_DQ26
M_A_MA8
[12]
BA17
MEM_CH0_MA8
BK47
MEM_CH1_DQ27
MEM_CH0_MA9
M_A_MA9
[12]
AY21
BJ51
MEM_CH1_DQ28
MEM_CH0_MA11
M_A_MA11
[12]
AY17
BJ52
MEM_CH1_DQ29
M_A_MA12
[12]
AY19
MEM_CH0_MA12
BJ48
MEM_CH1_DQ30
MEM_CH0_MA14
M_A_MA14
[12]
BA19
BJ50
MEM_CH1_DQ31
MEM_CH0_MA15
M_A_MA15
[12]
BL50
MEM_CH0_BG0
M_A_BG0
[12]
AY31
TP_+M0_VREF_DQ
MEM_CH0_VREFDQ
AV29
MEM_CH0_VREFCA
M0_VREF_CA
[12]
THERM_VOLT
[19]
R69
20K_1%_04
4
3
2
DDR4_LP3_LP4
DDR4_LP3_LP4
BJ24
MEM_CH1_DQS0_P
BK25
MEM_CH1_DQS0
BD25
MEM_CH1_DQS1_P
BF25
MEM_CH1_DQS1
BL18
MEM_CH1_DQS2_P
BJ18
MEM_CH1_DQS2
AV19
MEM_CH1_DQS3_P
AV21
MEM_CH1_DQS3
AR13
MEM_CH1_DQS4_P
AR15
MEM_CH1_DQS4
BB3
MEM_CH1_DQS5_P
BC2
MEM_CH1_DQS5
AW7
MEM_CH1_DQS6_P
AW8
MEM_CH1_DQS6
AT1
MEM_CH1_DQS7_P
AT3
MEM_CH1_DQS7
BH9
MEM_CH1_MA0
DDR1
BC13
MEM_CH1_MA1
BD11
MEM_CH1_MA2
BD13
MEM_CH1_MA3
BF11
MEM_CH1_MA10
BE5
MEM_CH1_MA13
BH5
MEM_CH1_MA16
BH6
MEM_CH1_BA0
BF13
MEM_CH1_BA1
BG4
MEM_CH1_BG1
BE7
MEM_CH1_ACT
BK11
MEM_CH1_MA11
BJ12
MEM_CH1_MA12
BK9
MEM_CH1_MA14
BJ11
MEM_CH1_MA15
BJ10
MEM_CH1_BG0
BJ4
MEM_CH1_MA4
BL6
MEM_CH1_MA5
BJ5
MEM_CH1_MA6
BJ9
MEM_CH1_MA7
BJ6
MEM_CH1_MA8
BJ8
MEM_CH1_MA9
BF17
MEM_CH1_CLK0_P
BD17
MEM_CH1_CLK0
BF15
MEM_CH1_CLK1_P
BH15
MEM_CH1_CLK1
BJ13
NCTF3
BL12
NCTF4
BF1
NCTF1
BF2
MEM_CH1_CS1
BC7
MEM_CH1_ODT1
BH2
MEM_CH1_CS0
BC8
MEM_CH1_ODT0
BG2
NCTF2
BK13
MEM_CH1_CKE0
BJ14
MEM_CH1_CKE1
AY29
M_A_RCOMP
MEM_CH0_RCOMP
BC15
MEM_CH1_RESET
AY27
M_B_RCOMP
MEM_CH1_RCOMP
AV27
M1_VREF_CA
MEM_CH1_VREFCA
TP_+M1_VREF_DQ
AY25
MEM_CH1_VREFDQ
BC43
MEM_CH0_RESET
2 OF 13
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
[11,15,17,18,19,23,26]
3.3V
Title
Title
Title
[02] SOC DDR3L
[02] SOC DDR3L
[02] SOC DDR3L
Size
Size
Size
Document Number
Document Number
Document Number
6-71-W51G0-D02
6-71-W51G0-D02
6-71-W51G0-D02
A3
A3
A3
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
Date:
Date:
Date:
Tuesday, January 30, 2018
Tuesday, January 30, 2018
Tuesday, January 30, 2018
2
Schematic Diagrams
1
D
C
Sheet 2 of 31
SOC DDR
D02 DEL R124
B
110_1%_04
R141
110_1%_04
R138
M_A_RESET_N
[12]
A
Rev
Rev
Rev
3.0
3.0
3.0
Sheet
Sheet
Sheet
2
2
2
of
of
of
35
35
35
1
SOC DDR B - 3

Advertisement

Table of Contents
loading

Table of Contents