Table of Contents
Advertisement
RTD2168-CG, CRT
5
CRT
EP Mode
Pin2, Pin3 should be connected to EC for EP mode
I2C protocol is used
D
RTD2168 Slave Address:
0x64/0x65
3.3VS
R337
*4.7K_04
R333
*4.7K_04
From EC
CSDA
[19]
CSDA
CSCL
[19]
CSCL
5VS_CRT
R2
*4.7K_04
U16
*U74LVC1G125G-AL5-R
VGA_VS
2
4
VGA_VS_R
C
R317
0_04
3.3VS
5VS_CRT
R5
*4.7K_04
U17
C259
*U74LVC1G125G-AL5-R
0.1u_16V_Y5V_04
VGA_HS
2
4
VGA_HS_R
R318
0_04
B
DAC_RED
DAC_GREEN
DAC_BLUE
R12
R7
R4
C13
C9
A
GND
GND
GND
GND
GND
5
4
3
Embedded LDO
CPU
Select VCCK_V12 source from external 1.2V or embedded LDO
3.3VS
VGA_HPD
[3]
VGA_HPD
AUX_CH_N
C278
0.1u_10V_X5R_04
R9
Ra
[3]
VGA_AUX_CH_N
AUX_CH_P
C277
0.1u_10V_X5R_04
4.7K_04
[3]
VGA_AUX_CH_P
C280
0.1u_10V_X5R_04
LANE0_N
1.2V_LDO_EN
[3]
VGA_LANE0N
C279
0.1u_10V_X5R_04
LANE0_P
[3]
VGA_LANE0P
C282
0.1u_10V_X5R_04
LANE1_N
R15
[3]
VGA_LANE1N
Rb
C281
0.1u_10V_X5R_04
LANE1_P
*4.7K_04
[3]
VGA_LANE1P
R339
12K_1%_04
C22
0.1u_16V_Y5V_04
U20
R55
100K_04
VGA_HPD
1
HPD
AVCC_33
2
CSCL
SMB_SCL
POL2_SCL
CSDA
3
SMB_SDA
POL1_SDA
RTD2168
VGA_SCL
4
VGA_SCL
LDO_EN
3.3VS
5
DVCC_33
DVCC_33
VGA_SDA
6
VGA_SDA
VCCK_12
VGA_VS
7
VSYNC
XO
VGA_HS
8
HSYNC
XI/CKIN
RTD2168-CG
VDD_DAC_33
C252
C253
DAC_RED
10u_6.3V_X5R_06
0.1u_16V_Y5V_04
DAC_GREEN
DAC_BLUE
J_CRT1
DS15146BAC067
L4
FCM1005MF-600T01
FRED
1
9
L2
FCM1005MF-600T01
FGRN
2
10
L1
FCM1005MF-600T01
FBLU
3
11
4
12
C7
C6
C8
C11
5
13
6
14
7
15
8
GND
GND
GND
GND
GND
CRT Port
PN:6-20-14X60-015
4
3
2
POWER
3.3VS
L5
AVCC33
FCM1005MF-600T01
C25
Ra R156 pull up
VCCK_V12 from LDO enable
Rb R157 pull down VCCK_V12 from external
*1u_6.3V_X5R_04
3.3VS
LDO_EN(PIN21)
L3
VDD_DAC_33
0
1
FCM1005MF-600T01
C251
VCCK_V12 from
VCCK_V12 from
External 1.2V
Embedded LDO
*1u_6.3V_X5R_04
Mode Configure Table(Power On Latch)
RTD2168 Supports three operation mode for system design.
Reserve 4.7K resistor pull high/low for mode selection
ROM ONLY Mode
: PIN22 pull low, PIN23 pull high
EP Mode
: PIN22 pull high, PIN23 pull low
EEPROM Mode
: PIN22 pull high, PIN23 pull high
24
AVCC33
23
POL2_SDC
C21
C24
0
POL1_SDA
22
0.1u_16V_Y5V_04
10u_6.3V_X5R_06
POL2_SCL
1.2V_LDO_EN
3.3VS
21
(PIN23)
1
ROM ONLY MODE EEPROM MODE
20
19
VCCK_V12
C15
18
0.1u_16V_Y5V_04
POL1_SDA
R10
C14
C23
17
R16
0.1u_16V_Y5V_04
2.2u_6.3V_X5R_04
POL2_SDC
R11
R17
R14
R8
3.3VS
4.7K_04
*4.7K_04
5VS_CRT
5VS
D4
RB751S-40C2
C
A
24 mil
R321
R3
2.2K_04
2.2K_04
VGA_SDA
VGA_HSYNC
VGA_HS_R
R319
36_1%_04
VGA_VSYNC
R316
36_1%_04
VGA_VS_R
VGA_SCL
C246
C245
C250
C4
[11,12,14,15,17,18,20,21,22,23,24,28]
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
H=3
Title
Title
Title
[16] RTD2168-CG(DDI to CRT), CRT
[16] RTD2168-CG(DDI to CRT), CRT
[16] RTD2168-CG(DDI to CRT), CRT
Size
Size
Size
Document Number
Document Number
Document Number
Custom
Custom
Custom
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
Date:
Date:
Date:
Tuesday, January 30, 2018
Tuesday, January 30, 2018
Tuesday, January 30, 2018
2
Schematic Diagrams
1
D
Sheet 16 of 31
RTD2168-CG, CRT
C
POL1_SDA (PIN22)
0
1
X
EP MODE
3.3VS
*4.7K_04
4.7K_04
4.7K_04
*4.7K_04
B
3.3VS
A
[13,15,20,21,23]
5VS
Rev
Rev
Rev
6-71-W51G0-D02
6-71-W51G0-D02
6-71-W51G0-D02
3.0
3.0
3.0
Sheet
Sheet
Sheet
16
16
16
of
of
of
35
35
35
1
RTD2168-CG, CRT B - 17
Advertisement
Table of Contents
