Texas Instruments TPS40322EVM-679 User Manual
  1. Manuals
  2. Brands
  3. Texas Instruments Manuals
  4. Motherboard
  5. TPS40322EVM-679
  6. User manual
Texas Instruments TPS40322EVM-679 User Manual

Texas Instruments TPS40322EVM-679 User Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
Using the TPS40322EVM-679
User's Guide
Literature Number: SLUU506
June 2011

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TPS40322EVM-679 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Texas Instruments TPS40322EVM-679

Summary of Contents for Texas Instruments TPS40322EVM-679

  • Page 1 Using the TPS40322EVM-679 User's Guide Literature Number: SLUU506 June 2011...

  • Page 2: Typical Applications

    Dual Output Synchronous Buck Converter Introduction The TPS40322EVM-679 evaluation module (EVM) is a dual output synchronous buck converter. The EVM delivers 1.2 V at 10 A and 1.8 V at 10 A from a 12-V nominal DC input voltage. The module uses the TPS40322 Dual Output or Two-Phase Synchronous Buck Controller and the CSD86330Q3D Synchronous Buck NexFET™...

  • Page 3: Electrical Performance Specifications

    Electrical Performance Specifications www.ti.com Electrical Performance Specifications Table 1. TPS40322EVM-679 Electrical Performance Specifications PARAMETER TEST CONDITIONS UNITS Input Characteristics Voltage range 12.0 15.0 Maximum input current VIN = VIN = 10 A (min) OUT1 OUT2 No-load input current Output 1 Characteristics...
  • Page 4 Schematic www.ti.com Schematic Figure 1. TPS40322EVM-679 Schematic SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...

  • Page 5: Test Equipment

    Shown in Figure 2 is the basic test set up recommended to evaluate the TPS40322EVM-679. Working at an ESD workstation, make sure that any wrist straps, bootstraps or mats are connected referencing the user to earth ground before power is applied to the EVM. Electrostatic smock and safety glasses should also be worn.
  • Page 6 LOAD1 LOAD2 V3 + EXAS NSTRUMENTS Figure 2. TPS40322EVM-679 Recommended Test Set Up Figure 3. Tip and Barrel Voltage Ripple Measurement SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...

  • Page 7: List Of Test Points

    TP22 CHB2 Output 2 loop injection point, reference to TP19 TP23 Output 2 power good indicator TP24 Output 1 power good indicator SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...
  • Page 8 2. The user can sequence the outputs so that Output 1 starts before Output 2 by shorting pin 1 of JP4 to pin 2 of JP4. Equipment Shutdown 1. Shut down LOAD1 and LOAD2. 2. Shut down VIN. SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...

  • Page 9: Performance Data And Typical Characteristic Curves

    Performance Data and Typical Characteristic Curves Figure 4 through Figure 18 present typical performance curves for the TPS40322EVM-679. Since actual performance data can be affected by measurement techniques and environmental variables, these curves are presented for reference and may differ from actual field measurements. Efficiency = 1.2 V...

  • Page 10: Load Regulation

    1.215 1.21 1.205 1.195 VOUT1 LOAD (A) VOUT2 disabled VOUT2 = 0A VOUT2 = 10A Figure 6. TPS40322EVM-679 VOUT1 Load Regulation, (VIN = 12 V) VOUT2 LOAD REGULATION 1.81 1.805 1.795 1.79 VOUT1 LOAD (A) VOUT1 disabled VOUT1 = 0A VOUT1 = 10A Figure 7.

  • Page 11: Line Regulation

    Line Regulation VOUT1 LINE REGULATION 1.215 1.21 1.205 1.195 INPUT VOLTAGE (V) VOUT1 = VOUT2 =10A Figure 8. TPS40322EVM-679 VOUT1 Line Regulation VOUT2 LINE REGULATION 1.81 1.805 1.795 1.79 INPUT VOLTAGE (V) VOUT1 = VOUT2 = 10A Figure 9. TPS40322EVM-679 VOUT2 Line Regulation SLUU506 –...
  • Page 12 −45.0 −40 Gain −90.0 Phase −60 −135.0 1000 10000 100000 1000000 Frequency (Hz) Figure 10. TPS40322EVM-679 VOUT1 Loop Response Gain and Phase, (VIN = 12 V I = 10 A) OUT1 225.0 180.0 135.0 90.0 45.0 −20 −45.0 −40 −90.0...

  • Page 13: Output Ripple

    Figure 12. VOUT1 Output Ripple, (VIN = 12 V, I = 10 A) OUT1 Figure 13. VOUT2 Output Ripple, (VIN = 12 V, I = 10 A) OUT2 SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...

  • Page 14: Switching Waveforms

    Figure 14. Output 1 Switching waveform, (Ch1 = HDRV1, Ch2 = LDRV1, Ch3 = SW1, VIN = 12 V, I = 10 OUT1 SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...
  • Page 15 Figure 16. Enable Turn-On waveform, (Sequencing VOUT2 then VOUT1, Ch1 = VOUT1, Ch2 = VOUT2, VIN = 12 V, I = 10 A) OUT1 OUT2 SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...
  • Page 16 Figure 18. PHSET Shorted to Master Mode (JP5 pin 2 to JP5 pin 3, Ch1 = SYNC 1.00 MHz, Ch2 = HDRV1) SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...
  • Page 17 EVM Assembly Drawings and PCB layout (TPS40322EVM-679) Figure 19 through Figure 26 show the design of the TPS40322EVM-679 printed circuit board, HPA679. Figure 19. Top Layer Assembly Drawing (top view) Figure 20. Bottom Assembly Drawing (bottom view) SLUU506 – June 2011...
  • Page 18 EVM Assembly Drawings and PCB layout (TPS40322EVM-679) www.ti.com Figure 21. Top Copper (top view) Figure 22. Bottom Copper (bottom view) SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...
  • Page 19 EVM Assembly Drawings and PCB layout (TPS40322EVM-679) www.ti.com Figure 23. Internal Layer 1 (top view) Figure 24. Internal Layer 2 (top view) SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...
  • Page 20 EVM Assembly Drawings and PCB layout (TPS40322EVM-679) www.ti.com Figure 25. Top Silk (top view) Figure 26. Bottom Silk (bottom view) SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...

  • Page 21: List Of Materials

    List of Materials www.ti.com List of Materials List of materials for the TPS40322EVM-679. Table 3. List of Materials COUNT REF DES DESCRIPTION PART NUMBER Capacitor, aluminum, 100 µF, 35 V, ±20%, 0.328 x 0.328 EEV-FK1V101GP Panasonic - ECG inch C2, C7, Capacitor, ceramic, 0.1 µF, 50 V, X7R, ±10%, 0603...
  • Page 22 Resistor, chip, 3.24 kΩ, 1/10 W, ±1%, 0603 R28, R29 Resistor, chip, 100 kΩ, 1/10 W, ±1%, 0603 TPS40322 Dual Synchronous Buck Controller, QFN-32 TPS40322RHB Texas Instruments SLUU506 – June 2011 Dual Output Synchronous Buck Converter Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated...

  • Page 23: Evaluation Board/Kit Important Notice

    Evaluation Board/Kit Important Notice Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards.

  • Page 24: Important Notice

    IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Table of Contents