Gpio - Espressif Systems ESP32-S3 Hardware Design Manuallines

Chapter 3. Schematic Checklist
Signals applied to the strapping pins should have specific setup time and hold time. For more information, see Figure
Setup and Hold Times for Strapping Pins
Parameter Description
t Time reserved for the power rails to stabilize before the chip enable
SU
pin (CHIP_PU) is pulled high to activate the chip.
t Time reserved for the chip to read the strapping pin values after
H
CHIP_PU is already high and before these pins start operating as
regular IO pins.
Attention: Do not add high-value capacitors at GPIO0, otherwise, the chip may not boot successfully.

3.8 GPIO

The pins of ESP32-S3 can be configured via IO MUX or GPIO matrix. IO MUX provides the default pin configura-
tions, whereas the GPIO matrix is used to route signals from peripherals to GPIO pins. For more information about
IO MUX and GPIO matrix, please refer to
Matrix.
Some peripheral signals have already been routed to certain GPIO pins, while some can be routed to any available
GPIO pins. For details, please refer to
When using GPIOs, please:
• Pay attention to the states of strapping pins during power-up.
• Pay attention to the default configurations of the GPIOs after reset. The default configurations can be found
in Table IO MUX Pin
– USB-Serial-JTAG Download Boot
– USB-OTG Download Boot
• UART Download Boot
2
This combination triggers unexpected behavior and should be avoided.
Espressif Systems
and Table Description of Timing Parameters for Strapping
Fig. 12: Setup and Hold Times for Strapping Pins
Table 8: Description of Timing Parameters for Strapping Pins
ESP32-S3 Technical Reference Manual
ESP32-S3 Series Datasheet
Functions. It is recommended to add a pull-up or pull-down resistor to pins in the
Submit Document Feedback
> Section Peripheral Pin Configurations.
19
Pins.
Minimum (ms)
0
3
> Chapter IO MUX and GPIO
Release master