Espressif Systems ESP32-S3 Hardware Design Manuallines page 11

Chapter 3. Schematic Checklist
Table IO Pad Status After Chip Initialization in the USB-OTG Download Boot Mode
should be populated or not.
• The connection for 1.8 V, octal, off-package flash/PSRAM is as shown in Figure
Off-Package 1.8 V Octal
• When only in-package flash/PSRAM is used, there is no need to populate the resistor on the SPI traces or to
care the SPI traces.
Fig. 2: ESP32-S3 Schematic for Off-Package 1.8 V Octal Flash/PSRAM
Any basic ESP32-S3 circuit design may be broken down into the following major building blocks:
• Power supply
• Chip power-up and reset timing
• Flash and PSRAM
• Clock source
• RF
• UART
• Strapping pins
Espressif Systems
Flash/PSRAM.
8
Submit Document Feedback
to determine whether R1
ESP32-S3 Schematic for
Release master