Advertisement
P601
FI-RE51S-HF-J-R1500
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright © 2013 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
FHD120Hz LVDS output(51pin+41Pin)
+3.5V_ST
OPT
R610
3.3K
R608
33
EXT_COMPENSATION_DONE
OLED_MODULE
R601
0
OLED_MODULE
R602
0
R628
0
OLED_MODULE
+3.5V_ST
OLED_MODULE
L604
C606
C607
0.1uF
10uF
50V
25V
TXA0N
TXA0P
TXA1N
TXA1P
TXA2N
TXA2P
TXACLKN
TXACLKP
TXA3N
TXA3P
TXA4N
TXA4P
TXB0N
TXB0P
TXB1N
TXB1P
TXB2N
TXB2P
TXBCLKN
TXBCLKP
TXB3N
TXB3P
TXB4N
TXB4P
OLED_MODULE
0
R617
+12V
+3.3V_NORMAL
L601
OPT
R606
3.3K
R607
10K
C601
C602
C603
10uF
1000pF
0.1uF
25V
50V
16V
OPT
+3.3V_NORMAL
R609
4.7K
FPGA_LVDS_INFO
C604
0.1uF
50V
I2C_BE_SCL1
Q601
2N7002K
R618
33
OPT
FPGA_LVDS_INFO
C605
0.1uF
50V
I2C_BE_SDA1
Q602
2N7002K
+3.3V_NORMAL
R619
33
OPT
R629
1K
+3.3V_NORMAL
C
R626
10K
R627
Q603
B
2SC3052
10K
C
E
R625
Q604
B
EL_VDD_ON_20V
2SC3052
10K
R611
E
EL_VDD_ON_20V_MICOM
10K OPT
LVDS_SEL
+3.3V_NORMAL
R604
JEIDA
3.3K
R605
VESA
10K
Bit Selection
+3.5V_ST
+3.3V_NORMAL
8BIT
R613
3.3K
R614
R624
10K
10K
10BIT
OPT
0
R630
T_CON_ERROR
OPT
+20V
P602
FI-RE41S-HF-J-R1500
1
2
3
4
5
6
7
R612
8
0
OPT
9
10
TXC0N
11
TXC0P
12
TXC1N
13
TXC1P
14
TXC2N
15
TXC2P
16
17
TXCCLKN
18
TXCCLKP
19
20
TXC3N
21
TXC3P
22
TXC4N
23
TXC4P
24
25
26
TXD0N
27
TXD0P
28
TXD1N
29
TXD1P
30
TXD2N
31
TXD2P
32
33
TXDCLKN
34
TXDCLKP
35
RL_ON
36
TXD3N
37
TXD3P
38
TXD4N
39
TXD4P
40
41
42
BCM35230
LVDS
20V_DET
2010.11.03
15
50
LGE Internal Use Only
Advertisement
