Download Print this page

LG 55EM970V Service Manual page 51

Advertisement

From DES IC to FPGA
FPGA_LINK3B_RXCLKOUT_P
FPGA_LINK3B_RXCLKOUT_N
FPGA_LINK3B_RXOUT4_P
FPGA_LINK3B_RXOUT4_N
FPGA_LINK3B_RXOUT3_P
FPGA_LINK3B_RXOUT3_N
FPGA_LINK3B_RXOUT2_P
FPGA_LINK3B_RXOUT2_N
FPGA_LINK3B_RXOUT1_P
FPGA_LINK3B_RXOUT1_N
FPGA_LINK3B_RXOUT0_N
FPGA_LINK3B_RXOUT0_P
FPGA_LINK4B_RXCLKOUT_N
FPGA_LINK4B_RXCLKOUT_P
FPGA_LINK4B_RXOUT4_P
FPGA_LINK4B_RXOUT4_N
FPGA_LINK4B_RXOUT3_P
FPGA_LINK4B_RXOUT3_N
FPGA_LINK4B_RXOUT2_N
FPGA_LINK4B_RXOUT2_P
FPGA_LINK4B_RXOUT1_N
FPGA_LINK4B_RXOUT1_P
FPGA_LINK4B_RXOUT0_P
FPGA_LINK4B_RXOUT0_N
IC2001
XC6SLX16-3CSG324I
F12
IO_L51P_0
E12
VCXO2_S2/SCL
IO_L51N_0
U15
FPGA_LINK2B_RXOUT0_P
IO_L5P_2
V15
FPGA_LINK2B_RXOUT0_N
IO_L5N_2
T12
FPGA_LINK2B_RXOUT3_P
IO_L19P_2
V12
FPGA_LINK2B_RXOUT3_N
IO_L19N_2
N10
IO_L20P_2
P11
IO_L20N_2
M10
IO_L22P_2
N9
IO_L22N_2
M11
IO_L15P_2
N11
IO_L15N_2
N7
IO_L44P_2
P8
IO_L44N_2
LINK1B_LOCK_N
M8
LINK5B_LOCK_N
IO_L40P_2
N8
LINK2B_LOCK_N
IO_L40N_2
N6
LINK4B_LOCK_N
IO_L47P_2
P7
IO_L47N_2
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright © 2013 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
IC2001
XC6SLX16-3CSG324I
D3
IO_L54N_M3A11_3
VCCO_3_1
E4
IO_L54P_M3RESET_3
VCCO_3_2
E3
IO_L50P_M3WE_3
VCCO_3_3
F6
IO_L55P_M3A13_3
VCCO_3_4
F5
IO_L55N_M3A14_3
VCCO_3_5
F4
IO_L51P_M3A10_3
VCCO_3_6
F3
IO_L51N_M3A4_3
G6
IO_L53N_M3A12_3
H7
IO_L53P_M3CKE_3
H6
IO_L49P_M3A7_3
H5
IO_L49N_M3A2_3
H4
IO_L44P_GCLK21_M3A5_3
H3
IO_L44N_GCLK20_M3A6_3
J7
IO_L47P_M3A0_3
J6
IO_L47N_M3A1_3
K6
IO_L45N_M3ODT_3
J3
IO_L40P_M3DQ6_3
K3
IO_L42N_GCLK24_M3LDM_3
K4
IO_L42P_GCLK25_TRDY2_M3UDM_3
K5
IO_L43N_GCLK22_IRDY2_M3CASN_3
L5
IO_L43P_GCLK23_M3RASN_3
L7
IO_L45P_M3A3_3
L6
IO_L31P_3
L4
IO_L39P_M3LDQS_3
C2
IO_L83P_3
C1
IO_L83N_VREF_3
D2
IO_L52P_M3A8_3
D1
IO_L52N_M3A9_3
E1
IO_L50N_M3BA2_3
F2
IO_L48P_M3BA0_3
F1
IO_L48N_M3BA1_3
G1
IO_L46N_M3CLKN_3
G3
IO_L46P_M3CLK_3
H1
IO_L41N_GCLK26_M3DQ5_3
H2
IO_L41P_GCLK27_M3DQ4_3
J1
IO_L40N_M3DQ7_3
K2
IO_L38P_M3DQ2_3
K1
IO_L38N_M3DQ3_3
L1
IO_L37N_M3DQ1_3
L2
IO_L37P_M3DQ0_3
M1
IO_L36N_M3DQ9_3
N2
IO_L35P_M3DQ10_3
N1
IO_L35N_M3DQ11_3
N3
IO_L1N_VREF_3
P1
IO_L34N_M3UDQSN_3
P2
IO_L34P_M3UDQS_3
P3
IO_L2N_3
T1
IO_L33N_M3DQ13_3
T2
IO_L33P_M3DQ12_3
U1
IO_L32N_M3DQ15_3
U2
IO_L32P_M3DQ14_3
M3
IO_L36P_M3DQ8_3
P4
IO_L2P_3
N4
IO_L1P_3
M5
IO_L31N_VREF_3
L3
IO_L39N_M3LDQSN_3
For Debug requested NSC
P2006
12507WS-04L
DEBUG<0>
OPT
1
DEBUG<1>
2
DEBUG<2>
3
E7
IO_L9P_0
E8
DEBUG<3>
IO_L9N_0
4
F7
IO_L7P_0
E6
5
IO_L7N_0
G8
IO_L32P_0
F8
IO_L32N_0
G11
IO_L40P_0
F10
IO_L40N_0
F11
IO_L42P_0
E11
IO_L42N_0
D12
IO_L47P_0
VCXO2_S1/SDA
C12
IO_L47N_0
VCXO2_CTRL
C13
IO_L50P_0
VCXO2_S0
A13
IO_L50N_0
+2.5V_FPGA
P2005
12507WR-08L
E2
G4
1
J2
J5
2
M4
R2
3
4
5
6
7
8
9
+2.5V_FPGA
10uF
10uF
4.7uF
2.2uF
C2008
OPT
2.2uF
25V
25V
10V
10V
10V
C2003
C2004
C2006
C2007
Decouplingcapacitors forVCCO Bank3
+3.3V_FPGA
+3.3V_NORMAL
+2.5V_FPGA
+2.5V_NORMAL
L2001
L2002
+3.3V_FPGA
IC2002
KIA7029AF
SW200
JTP-1127WEM
R2001
R2004
1
2
330
I
O
0
1
3
2
3
4
C2005
G
C2009
0.1uF
0.1uF
16V
16V
OPT
OPTIC_FPGA_RESET
0
R2005
XILINX JTAG HDR FOR CONFIG OR CHIPSCOPE
+2.5V_FPGA
IC2001
XC6SLX16-3CSG324I
A17
TCK
VCCAUX_1
D15
TDI
VCCAUX_2
B18
TMS
VCCAUX_5
D16
TDO
VCCAUX_3
R16
SUSPEND
VCCAUX_4
P13
CMPCS_B_2
VCCAUX_6
V17
DONE_2
VCCAUX_7
V2
PROGRAM_B_2
VCCAUX_8
A1
GND_1
VCCAUX_9
A18
GND_2
VCCAUX_11
+2.5V_FPGA
B13
GND_4
VCCAUX_12
B7
GND_3
VCCAUX_10
C16
GND_6
VCCINT_1
C3
R2006
GND_5
VCCINT_3
R2007
4.7K
D10
10K
GND_8
VCCINT_2
D5
GND_7
VCCINT_5
E15
GND_9
VCCINT_4
G12
/RESET2V5
GND_12
VCCINT_7
G17
GND_13
VCCINT_6
G2
GND_10
VCCINT_9
G5
GND_11
VCCINT_8
H10
GND_15
VCCINT_11
H8
GND_14
VCCINT_10
J11
GND_18
GND_26
J15
GND_19
GND_24
J4
GND_16
GND_25
J9
GND_17
GND_27
K10
GND_21
GND_28
K8
GND_20
GND_31
L11
GND_23
GND_32
L9
GND_22
GND_29
GND_30
GND_33
GND_35
GND_34
GND_36
GND_37
FPGA Reset Level Shifter (3.3V to 2.5V)
+3.3V_FPGA
R2009
10K
/FPGA_RESET
C
R2008
B
/FPGA_RESET
10K
E
+2.5V_FPGA
B1
B17
E14
E5
E9
G10
J12
K7
M9
P10
P14
+1.2V_FPGA
P5
G7
H11
H9
J10
J8
K11
K9
L10
L8
+2.5V_FPGA
M12
M7
M17
10uF
10uF
4.7uF
0.47uF
0.47uF
C2020
M2
0.47uF
M6
10V
25V
16V
16V
25V
25V
N13
OPT
R1
C2010
C2012
C2014
C2016
C2018
R14
Decouplingcapacitors forVCCAUX
R18
R4
R9
T16
U12
+1.2V_FPGA
U6
V1
V18
4.7uF
4.7uF
4.7uF
C2021
10uF
10uF
0.47uF
10V
10V
10V
16V
25V
25V
OPT
C2011
C2013
C2015
C2017
C2019
Decouplingcapacitors forVCCINT
+2.5V_FPGA
R2011
4.7K
R2012
33
/RESET2V5
C
R2010
B
Q2002
2SC3052
10K
E
Q2001
2SC3052
LGE Internal Use Only

Advertisement

loading

This manual is also suitable for:

55em970v-za