Advertisement
From MICOM
INV_CTL
To MICOM
COMMERCIAL_12V_CTL
OPTIC_BACK_CHANNEL
From L9 Main IC
Control signal input
From main
AUD_MASTER_CLK
AUD_SCK
0
R10339
I2C_SDA2
OPT
0
R10338
MTK Test
I2C_SCL2
OPT
-FRC & AMP
-FPGA & SERDES Rx/Tx
I2C_BE_SCL1
I2C_BE_SDA1
M_RFModule_RESET
R10305
0
R10306
M_RFModule_ISP
0
R10307
M_REMOTE_RX
0
R10308
M_REMOTE_TX
0
R10320
FRC3_FLASH_WP
0
0
R10322
EL_VDD_ON_20V
IR
0
R10318
FRC3_RESET
0
R10314
OPTIC_GPIO1
HEAD MICOM
Q10201
2N7002K
0
R10324
I2C_SCL2
0
R10325
I2C_SDA2
0
Q10202
R10340
2N7002K
OPT
0
R10341
OPT
AMP_MUTE
0
R10326
AUD_LRCH
AUD_LRCK
AMP_RESET_N
R10311
EXT_COMPENSATION_DONE
0
R10315
FPGA_LVDS_INFO
0
+2.5V_FPGA
BACK_CHANNEL_P
C10312
C10313
0.1uF
5pF
50V
0.1uF
C10314
BACK_CHANNEL_N
R10219 10K
Receive information from FPGA on DES boardvia ClearLink
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright © 2013 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
R10321
0
EL_VDD_ON_20V
OPT
BACK_CHANNEL_LINK_READY
0
R10319
OPT
0
R10323
XC6SLX16-3CSG324I
J18
IO_L44N_A2_M1DQ7_1
K18
BACK_CHANNEL_LINK_READY
IO_L45N_A0_M1LDQSN_1
K17
IO_L45P_A1_M1LDQS_1
K16
IO_L41N_GCLK8_M1CASN_1
J16
IO_L44P_A3_M1DQ6_1
L15
IO_L42P_GCLK7_M1UDM_1
K15
IO_L41P_GCLK9_IRDY1_M1RASN_1
H14
FPGA_LINK4A_SMB_CS
IO_L36N_A8_M1BA1_1
C17
IO_L29P_A23_M1A13_1
C18
IO_L29N_A22_M1A14_1
D17
IO_L31P_A19_M1CKE_1
D18
IO_L31N_A18_M1A12_1
E16
IO_L33P_A15_M1A10_1
E18
IO_L33N_A14_M1A4_1
F18
FPGA_LINK3A_SMB_CS
IO_L35N_A10_M1A2_1
F17
IO_L35P_A11_M1A7_1
F16
IO_L1N_A24_VREF_1
F15
IO_L1P_A25_1
G18
IO_L38N_A4_M1CLKN_1
G16
FPGA_LINK5A_SMB_CS
IO_L38P_A5_M1CLK_1
R10316 0
H18
IO_L43N_GCLK4_M1DQ5_1
OPT
H17
OPTIC_SERDES_RESET
IO_L43P_GCLK5_M1DQ4_1
R10317 0 OPT
H16
IO_L37N_A6_M1A1_1
H15
IO_L37P_A7_M1A0_1
P18
IO_L49N_M1DQ11_1
P17
IO_L49P_M1DQ10_1
T17
IO_L51P_M1DQ12_1
U17
IO_L52P_M1DQ14_1
N18
IO_L48N_M1DQ9_1
N17
IO_L48P_HDC_M1DQ8_1
N16
IO_L50N_M1UDQSN_1
P15
FPGA_A_SDA
IO_L74P_AWAKE_1
P16
FPGA_A_SCK
IO_L74N_DOUT_BUSY_1
M18
IO_L47N_LDC_M1DQ1_1
M16
IO_L47P_FWE_B_M1DQ0_1
N15
FPGA_LINK1A_SMB_CS
IO_L50P_M1UDQS_1
N14
+3.3V_FPGA
IO_L53N_VREF_1
L18
IO_L46N_FOE_B_M1DQ3_1
L17
IO_L46P_FCS_B_M1DQ2_1
L16
IO_L42N_GCLK6_TRDY1_M1LDM_1
T18
IO_L51N_M1DQ13_1
U18
IO_L52N_M1DQ15_1
F14
IO_L30P_A21_M1RESET_1
G14
IO_L30N_A20_M1A11_1
H12
IO_L32P_A17_M1A8_1
G13
IO_L32N_A16_M1A9_1
K12
IO_L34P_A13_M1WE_1
K13
IO_L34N_A12_M1BA2_1
H13
IO_L36P_A9_M1BA0_1
J13
IO_L39P_M1A3_1
K14
IO_L39N_M1ODT_1
L12
FPGA_LINK2A_SMB_CS
IO_L40P_GCLK11_M1A5_1
L13
IO_L40N_GCLK10_M1A6_1
M14
OPT
I2C_SCL3
IO_L53P_1
0
R10312
L14
IO_L61P_1
OPT
M13
I2C_SDA3
IO_L61N_1
0
R10313
IC10101
+3.3V_FPGA
E17
VCCO_1_1
G15
VCCO_1_2
J14
VCCO_1_3
J17
VCCO_1_4
M15
VCCO_1_5
R17
VCCO_1_6
FPGA Bank_1 :
3,3V Power Rail should be applied.
+3.3V_FPGA
10uF
4.7uF
0.47uF
0.47uF
C10305
0.47uF
10V
25V
25V
25V
16V
C10301
C10302
C10303
C10304
Decouplingcapacitors forVCCO Bank1
FPGA_LINK2A_TXCLKIN_N
FPGA_LINK2A_TXIN2_N
FPGA_LINK2A_TXIN3_N
FPGA_LINK2A_TXIN1_N
FPGA_LINK2A_TXIN0_N
FPGA_LINK2A_TXIN4_N
FPGA_DEBUG_1
FPGA_DEBUG_2
FPGA_LINK1A_TXIN0_N
FPGA_LINK1A_TXIN2_N
FPGA_LINK1A_TXIN3_N
FPGA_LINK1A_TXIN1_N
FPGA_LINK1A_TXIN4_N
FPGA_LINK1A_TXCLKIN_P
FPGA_LINK1A_TXCLKIN_N
LINK1A_LOCK_N
FPGA_LINK1A_TXIN0_P
FPGA_LINK1A_TXIN1_P
FPGA_LINK1A_TXIN2_P
FPGA_LINK1A_TXIN4_P
FPGA_LINK1A_TXIN3_P
LINK2A_LOCK_N
LINK5A_LOCK_N
FPGA_LINK2A_TXCLKIN_P
FPGA_XTAL_OUT
FPGA_LINK2A_TXIN0_P
FPGA_LINK2A_TXIN1_P
FPGA_LINK2A_TXIN2_P
FPGA_LINK2A_TXIN3_P
FPGA_LINK2A_TXIN4_P
+2.5V_FPGA
X10301
10uF
4.7uF
0.47uF
78.125MHz
EN/DIS
VCC
1
4
10V
25V
R10304
16V
33
GND
OUTPUT
FPGA_XTAL_OUT
2
3
C10307
C10308
C10309
1/16W
1%
Decouplingcapacitors forVCCO Bank0
This isFPGA_CLINK2.This is anoption.
FPGA Bank_0 :
2.5V Power Rail should be applied.
IC10101
XC6SLX16-3CSG324I
+2.5V_FPGA
A8
B10
IO_L33N_0
VCCO_0_2
A11
B15
IO_L39N_0
VCCO_0_3
A12
B5
IO_L41N_0
VCCO_0_1
A10
D13
IO_L37N_GCLK12_0
VCCO_0_5
A9
D7
IO_L35N_GCLK16_0
VCCO_0_4
A14
E10
IO_L62N_VREF_0
VCCO_0_6
A15
IO_L64N_SCP4_0
A16
IO_L66N_SCP0_0
A3
IO_L4N_0
A5
IO_L6N_0
A6
IO_L8N_VREF_0
A4
IO_L5N_0
A7
IO_L10N_0
D4
IO_L1P_HSWAPEN_0
C4
IO_L1N_VREF_0
B2
IO_L2P_0
A2
IO_L2N_0
D6
IO_L3P_0
C6
IO_L3N_0
B3
IO_L4P_0
B4
IO_L5P_0
C5
IO_L6P_0
C7
IO_L10P_0
B6
IO_L8P_0
D8
IO_L11P_0
C8
IO_L11N_0
B8
IO_L33P_0
D9
IO_L34P_GCLK19_0
C9
IO_L34N_GCLK18_0
B9
IO_L35P_GCLK17_0
D11
IO_L36P_GCLK15_0
C11
IO_L36N_GCLK14_0
C10
IO_L37P_GCLK13_0
G9
IO_L38P_0
F9
IO_L38N_VREF_0
B11
IO_L39P_0
B12
IO_L41P_0
B14
IO_L62P_0
F13
IO_L63P_SCP7_0
E13
IO_L63N_SCP6_0
C15
IO_L64P_SCP5_0
D14
IO_L65P_SCP3_0
C14
IO_L65N_SCP2_0
B16
IO_L66P_SCP1_0
+2.5V_FPGA
0.47uF
C10311
0.47uF
25V
25V
C10310
LGE Internal Use Only
Advertisement
