HP E2261A User Manual page 61

Quad serial m-module
Table of Contents

Advertisement

b+20
15
14
h
Write
Read
(default value)
13
12
11
10
Reserved
Reserved
If your controller's documentation instructs you to change the interrupt
level, you need to specify the level in the VXI Interrupt Selection Register.
To cause the M-Module to interrupt on one of the VXI interrupt lines, write
to the appropriate bits (refer to table below). To disable the module's
interrupt, set the bits to 000. Selecting other than the default interrupt line 1
is not recommended. Reading the default value of this register returns the
value CFF9
.
h
M-Module specifications define three types of interrupts. The INTC bit (bit
3) determines which M-Module interrupt style is supported. If INTC is set
to a 0 (default), the M-Module supports interrupt types A and B. If INTC is
set to a 1, the M-Module supports interrupt type C (this is the default).
Type A Interrupts The interrupting M-Module removes the interrupt
Type B Interrupts The interrupting M-Module removes the interrupt
Type C Interrupts The interrupting M-Module removes the interrupt
9
8
7
6
Bits 2 - 0
Selected Interrupt Line
000
NONE (Interrupt Disabled)
001
IRQ1 (default)
010
IRQ2
011
IRQ3
100
IRQ4
101
IRQ5
110
IRQ6
111
IRQ7
request upon a register access (software method) to the
interrupting M-Module (such as reading the Status
Register). DTACK* is not asserted during interrupt
acknowledge.
request via a hardware method (on IACK* going low)
but provides no vector information for the interrupt.
This is the same as Type C interrupts except that no
vector is supplied and DTACK* is not asserted.
request via a hardware method and provides an
interrupt vector on the data bus and DTACK* is
asserted during the interrupt acknowledge cycle. The
M-Module removes the interrupt request by IACK*
going low.
Register Programming Information
5
4
3
2
INTC
VXI Interrupt Line
INTC
VXI Interrupt Line
1
0
1
0
0
1
63

Advertisement

Table of Contents
loading

Table of Contents