Table of Contents
Advertisement
Description
Power Ground
DDI Port #2 TMDS I2C Data or DP Aux -
DDI Port #2 TMDS I2C Clock or DP Aux+
Power Ground
DDI Port #2 Differential pair 0-
DDI Port #2 Differential pair 0+
Power Ground
DDI Port #2 Differential pair 1-
DDI Port #2 Differential pair 1+
Power Ground
DDI Port #2 Differential pair 2-
DDI Port #2 Differential pair 2+
Power Ground
DDI Port #2 Differential pair 3-
DDI Port #2 Differential pair 3+
Power Ground
DDI Port #2 TMDS / DP mode selection
DDI Port #2 Hot Plug Detect
Power Ground
PCI-e Gen3 Lane 32 Transmit -
PCI-e Gen3 Lane 32 Transmit +
Power Ground
PCI-e Gen3 Lane 33 Transmit -
PCI-e Gen3 Lane 33 Transmit +
Power Ground
PCI-e Gen3 Lane 34 Transmit -
PCI-e Gen3 Lane 34 Transmit +
Power Ground
PCI-e Gen3 Lane 35 Transmit -
PCI-e Gen3 Lane 35 Transmit +
Power Ground
PCI-e Gen3 Lane 36 Transmit -
PCI-e Gen3 Lane 36 Transmit +
Power Ground
CCHPC-C78-C
CCHPC-C78-C - Rev. First Edition: 1.0 - Last Edition: 1.0 - Author: S.O. - Reviewed by E.S. Copyright © 2023 SECO S.p.A.
®
COM HPC
Connector CN2
Row E
Pin name
N.C.
GND
DDI2_SDA_AUX-
DDI2_SCL_AUX+
GND
DDI2_PAIR0-
DDI2_PAIR0+
GND
DDI2_PAIR1-
DDI2_PAIR1+
GND
DDI2_PAIR2-
DDI2_PAIR2+
GND
DDI2_PAIR3-
DDI2_PAIR3+
GND
DDI2_DDC_AUX_SEL
DDI2_HPD
GND
PCIe32_TX-
PCIe32_TX+
GND
PCIe33_TX-
PCIe33_TX+
GND
PCIe34_TX-
PCIe34_TX+
GND
PCIe35_TX-
PCIe35_TX+
GND
PCIe36_TX-
PCIe36_TX+
GND
Rows E & F
Pin
Pin
Pin name
Description
E1
F1
RSVD: FUSA_F1
Raw FuSa interface
E2
F2
RSVD: FUSA_F2
Raw FuSa interface
E3
F3
RSVD: FUSA_F3
Raw FuSa interface
E4
F4
RSVD: FUSA_F4#
Raw FuSa interface
E5
F5
RSVD: FUSA_F5
Raw FuSa interface
E6
F6
RSVD: FUSA_F6
Raw FuSa interface
E7
F7
RSVD: FUSA_F7
Raw FuSa interface
E8
F8
RSVD: FUSA_F8
Raw FuSa interface
E9
F9
RSVD: FUSA_F9
Raw FuSa interface
E10
F10
RSVD: FUSA_F10
Raw FuSa interface
E11
F11
RSVD: FUSA_F11
Raw FuSa interface
E12
F12
RSVD: FUSA_F12
Raw FuSa interface
E13
F13
RSVD: FUSA_F13
Raw FuSa interface
E14
F14
RSVD: FUSA_F14
Raw FuSa interface
E15
F15
RSVD: FUSA_F15
Raw FuSa interface
E16
F16
RSVD: FUSA_F16
Raw FuSa interface
E17
F17
RSVD: FUSA_F17
Raw FuSa interface
E18
F18
RSVD: FUSA_F18
Raw FuSa interface
E19
F19
GND
Power Ground
E20
F20
PCIe32_RX-
PCI-e Gen3 Lane 32 Receive -
E21
F21
PCIe32_RX+
PCI-e Gen3 Lane 32 Receive +
E22
F22
GND
Power Ground
E23
F23
PCIe33_RX-
PCI-e Gen3 Lane 33 Receive -
E24
F24
PCIe33_RX+
PCI-e Gen3 Lane 33 Receive +
E25
F25
GND
Power Ground
E26
F26
PCIe34_RX-
PCI-e Gen3 Lane 34 Receive -
E27
F27
PCIe34_RX+
PCI-e Gen3 Lane 34 Receive +
E28
F28
GND
Power Ground
E29
F29
PCIe35_RX-
PCI-e Gen3 Lane 35 Receive -
E30
F30
PCIe35_RX+
PCI-e Gen3 Lane 35 Receive +
E31
F31
GND
Power Ground
E32
F32
PCIe36_RX-
PCI-e Gen3 Lane 36 Receive -
E33
F33
PCIe36_RX+
PCI-e Gen3 Lane 36 Receive +
E34
F34
GND
Power Ground
E35
F35
PCIe37_RX-
PCI-e Gen3 Lane 37 Receive -
Row F
33
Advertisement
Table of Contents
