Advertisement

Quick Links

DS125DF111EVM Evaluation Board
User's Guide
Literature Number: SNLU158A
January 2014 – Revised January 2016

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the DS125DF111EVM and is the answer not in the manual?

Questions and answers

Summary of Contents for Texas Instruments DS125DF111EVM

  • Page 1 DS125DF111EVM Evaluation Board User's Guide Literature Number: SNLU158A January 2014 – Revised January 2016...
  • Page 2: Table Of Contents

    SMBus Slave Mode ......................EEPROM Mode ........................EVM Layout ......................... Schematic ........................Bill of Materials ......................Example Waveforms .......................... Revision History Table of Contents SNLU158A – January 2014 – Revised January 2016 Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 3 List of Figures ......................DS125DF111EVM ................4-Level I/O Control on DS125DF111EVM ................DS1xxDF111EVM Slave Mode Full Setup ................DS1xxDF111EVM Slave Mode Close-Up ................... DS125DF111 High Level Page ................... DS125DF111 Low Level Page ..................DS125DF111 Eye Monitor Page ..............DS125DF111 EEPROM Hex File Generation Page .......................
  • Page 4: Overview

    DS125DF111EVM Evaluation Board Overview The Texas Instruments DS125DF111EVM evaluation module provides a high bandwidth platform with an SMA interface to evaluate the DS125DF111 dual channel retimer with integrated signal conditioning. The DS125DF111 includes an input Continuous-Time Linear Equalizer (CTLE), Clock and Data Recovery (CDR), and transmit driver on each channel.
  • Page 5: Features

    Front Port Optical Interconnects • SFF-8431 • 10G/1G Ethernet • CPRI Ordering Information EVM ID DEVICE ID DEVICE PACKAGE DS125DF111EVM DS125DF111SQ 24WQFN SNLU158A – January 2014 – Revised January 2016 DS125DF111EVM Evaluation Board Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 6: Setup

    This section describes the jumpers and connectors on the EVM as well as how to properly connect, set up, and use the DS125DF111EVM. The DS125DF111EVM can be used in three different modes: 1. Pin Control Mode – provides access to selected signal integrity settings.
  • Page 7: Ds125Df111 Vod Levels

    10. J161 – LOCK: With shunt installed, LOCK LED will light Green when DS125DF111 CDR is in the locked state 5.1.2 VOD and De-Emphasis The DS125DF111EVM uses pin strapping to define the VOD and DE level of the outputs. These are set by the following jumpers on the DS125DF111EVM: • VODA – J9 / J91 •...
  • Page 8: Ds125Df111 Loopback Control

    There are no pin control settings for the input equalization. The DS125DF111 input equalization will automatically adapt for divide ratios 1 and 2. For divide ratios 4 and 8, a pre-set equalization level is used. 5.1.4 Loopback J6 and J61 control the DS125DF111EVM loopback function according to Table Table 4. DS125DF111 Loopback Control Loopback...
  • Page 9: Smbus Slave Mode

    SCL | SDA | GND DS1xxDF111EVM DPS-DONGLE-EVM Figure 3. DS1xxDF111EVM Slave Mode Full Setup Figure 4. DS1xxDF111EVM Slave Mode Close-Up SNLU158A – January 2014 – Revised January 2016 DS125DF111EVM Evaluation Board Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 10: Ds125Df111 High Level Page

    5.2.2 Using SigCon Architect SigCon Architect can be used to program the DS125DF111EVM. In order to use SigCon Architect for SMBus Slave Mode access control, a DPS-DONGLE-EVM (see SNLU184) or USB2ANY equivalent adapter board must be used. This adapter board serves as an interface board to allow SMBus communication between the PC and the DS125DF111 retimer.
  • Page 11: Ds125Df111 Low Level Page

    "SigCon Architect: Installation and Starter's Guide" (SNLU178) and the "DS110DF410EVK, DS110DF410EVK, and DS125DF410EVM Evaluation Board Software Installation, Setup, and Operating Guide" (SNLU126). SNLU158A – January 2014 – Revised January 2016 DS125DF111EVM Evaluation Board Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 12: Eeprom Mode

    "Understanding EEPROM Programming for 10G to 12.5G Retimers" (SNLA245) and the "DS110DF410EVK, DS110DF410EVK, and DS125DF410EVM Evaluation Board Software Installation, Setup, and Operating Guide" (SNLU126). DS125DF111EVM Evaluation Board SNLU158A – January 2014 – Revised January 2016 Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 13: Evm Layout

    DS125DF111EVM. The EVM uses simple 100 mil headers to control the output signal integrity functions. The DS125DF111EVM is very compact and low power. The board traces have been designed for connection to standard 50 Ω test equipment and cables.
  • Page 14: Schematic

    25 MHz Oscillator LOCKED = ON (GREEN) J161 ADDR0 0.1u D1 SML-310PTT86 WM6502-ND LOSS of SIGNAL = ON (GREEN) D2 SML-310PTT86 DS125DF111EVM Evaluation Board SNLU158A – January 2014 – Revised January 2016 Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 15: Bill Of Materials

    SOCKET IC OPEN FRAME 8POS .3" 4808-3004-CP OSC MEMS 25.000 MHZ SMD Abracon ASEMB-25.000MHZ-LC-T CONN JUMPER SHORTING GOLD FLASH Sullins SPC02SYAN SNLU158A – January 2014 – Revised January 2016 DS125DF111EVM Evaluation Board Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 16: Example Waveforms

    EVM with matched SMA coaxial cables. Figure 11. 10.3125 Gbps Output Waveform DS125DF111EVM Evaluation Board SNLU158A – January 2014 – Revised January 2016 Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 17 Example Waveforms www.ti.com Figure 12. 10.3125 Gbps Rj/Dj Jitter Decomposition SNLU158A – January 2014 – Revised January 2016 DS125DF111EVM Evaluation Board Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 18: Revision History

    Changed display format of EVM layout NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Revision History SNLU158A – January 2014 – Revised January 2016 Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated...
  • Page 19 STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES Delivery: TI delivers TI evaluation boards, kits, or modules, including demonstration software, components, and/or documentation which may be provided together or separately (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance with the terms and conditions set forth herein.
  • Page 20 FCC Interference Statement for Class B EVM devices NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation.
  • Page 21 【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けて いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。 2. 実験局の免許を取得後ご使用いただく。 3. 技術基準適合証明を取得後ご使用いただく。 なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ ンスツルメンツ株式会社 東京都新宿区西新宿6丁目24番1号 西新宿三井ビル 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http:/ /www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page SPACER EVM Use Restrictions and Warnings: 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
  • Page 22 Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated...
  • Page 23 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.

Table of Contents