Table of Contents
Advertisement
Note on Final Evaluation:
• Be sure to evaluate your system and make final confirmation with an CS (Commercial Sample)
version MCU.
Note on Differences from Actual MCUs:
• Operations of the emulator system differ from those of mask MCUs as listed below.
(1) Initial values of internal resource data at power-on
(2) Internal memories (ROM and RAM) capacities, etc.
(3) Oscillator circuit
(4) X
(5) DBC, single-step and BRK instruction interrupt vector table addresses
Table 1.1 Vector table addresses for the emulator
*1 Interruption for the debugger only
(6) A-D conversion
IMPORTANT
With this emulator system, "INT" (emulation memory ON) is the default for mapping areas
other than the SFR area (addresses 000h - 3FFh). For this reason, the emulation memory can
read and write in areas other than the SFR, internal RAM and internal ROM.
• Make note of the fact that in the oscillator circuit where a resonator is connected between
the X
and X
pins, oscillation does not occur because a flexible cable, buffer IC and other
IN
OUT
devices are used between the evaluation MCU and the target system. It is same for sub-clock
oscillator circuits (X
CIN
• For note on when using the oscillator circuit on the target system, refer to "4.2 (2) Using
target system's oscillator" (page 21) of the M30200T-RPD-E User's Manual.
pin
OUT
The X
pin is not assigned to the evaluation MCU used by this product. For this reason, the
OUT
X
pin of this product is open.
OUT
It is possible to download to DBC, single-step and BRK instruction interrupt vector table
addresses. However, because the emulator system uses these areas, data different from the
expected value is read out.
Factor of interruption
1
DBC*
Single-step*
1
BRK instruction*
1
The characteristics of A-D converter differ from those of actual MCU because there are a
flexible cable, pitch converter and other devices between the evaluation MCU and the target
system. Make the final evaluation of the A-D converter with the actual MCU.
and X
).
COUT
Vector table addresses
FFFF4h - FFFF7h
FFFECh - FFFEFh
FFFE4h - FFFE7h
( 9 / 38 )
Data for reading
Indefinite
Indefinite
Indefinite
Advertisement
Table of Contents
