Decrement (Fun16) - FATEK FBS Series Manual

Plc
Hide thumbs Also See for FBS Series:
Table of Contents

Advertisement

FUN 16
D P
(-1)
Range
WY
WY0
Ope-
rand
WY240
WM1896
D
Description
Subtracts 1 from the register D when the decrement control input "EN" =1 or "EN↑" (
to 1. If the value of D is already at the lower limit of negative number -32768 or -2147483648, subtracting
one from this value will change it to the upper limit of positive number 32767 or 2147483647. At the same
time, the underflow flag FO0 (UDF) is set to 1.
Example
16-bit decrement register
Ladder diagram
X0
16P.
EN
(-1)
(Subtracts 1 from the D value)
WM
WS
TMR CTR
WM0
WS0
T0
C0
WS984
T255
C255
R
0
UDF
D
D
DECREMENT
HR
OR
HR
HSCR RTCR
R0
R3904
R3920
R4096
R3839
R3919
R4047
R4127
Key operations
ORG
R0
0
X0=
R0
-1
6 - 3 3
Basic Function Instruction
Operand
D : The register to be decreased
D may combine with V, Z, P0~P9 to
serve indirect addressing
SR
ROR
DR
R4128
R4136
R5000
D0
R4135
R4167
R8071
D4095
○*
○*
P
instruction) from 0
Mnemonic code
ORG
FUN
D :
FUN 16
D P
(-1)
X R
V 、 Z
P 0 ~ P 9
X
0
16P
R
0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents