Seco COM-Express CCOMe-C96 User Manual page 53

Table of Contents

Advertisement

SPI_CLK: Clock from COM Express Module to Carrier SPI device
SPI_MOSI: Data out from COM Express Module to Carrier SPI device
BIOS disable signals
According to COM Express Specifications rev. 3.0, there are two jumpers on board JP7 and JP8, which allow configuring the BIOS_DIS[0..1]# signals according
to the table below.
JP8 position
JP7 position
Not inserted
Not inserted
Not inserted
Inserted
Inserted
Not inserted
Inserted
Inserted
VGA Connector
VGA DB15 connector - CN30
Pin
Signal
Pin
Signal
1
RED
2
GREEN
3
BLUE
4
N.C.
5
GND
6
GND
7
GND
8
GND
9
+5V_VGA
10
GND
11
N.C.
12
CRT_I2C_DAT
13
HSYNC
14
VSYNC
15
CRT_I2C_CK
+5V_VGA: VGA power, directly obtained by +5V_RUN through a resettable fuse and a Schottky diode in series.
All of these signals are derived directly from COM Express module's VGA_xxxx corresponding signals, by placing ESD protections, EMI filters and voltage level
shifters for DDC lines.
CCOMe-C96
CCOMe-C96 - Rev. First Edition: 1.0 - Last Edition: 1.0 - Author: A.R. - Reviewed by C.M. Copyright © 2021 SECO S.p.A.
Chipset SPI CS1#
Chipset SPI CS0#
Destination
Destination
Module
Module
Module
Module
Module
Carrier
Carrier
Module
For use of standard VGA monitors, all RGB signals coming from COM Express CPU
module are carried out on a standard DB15 HD Female connector CN30,type NELTRON
p/n 5511-15F-HR-02 or equivalent, raised (so that can be placed over one of the DP++
connectors). Pinout follows VGA VESA DDC2 standard; related pinout is reported in the table on the left.
RED: VGA Red Signal video output.
GREEN: VGA Green Signal video output.
BLUE: VGA Blue Signal video output.
HSYNC: VGA Horizontal Synchronization output signal.
VSYNC: VGA Vertical Synchronization output signal.
CRT_I2C_CLK: VGA's DDC Clock line for displays detection, +5V_VGA
CRT_I2C_DATA: VGA's DDC Clock line for displays detection, +5V_VGA
resistor
Carrier SPI_CS#
SPI Descriptor
High
Module
High
Module
SPI0
Carrier
SPI1
Module
BIOS Entry
SPI0/SPI1
Carrier FWH
SPI0/SPI1
SPI0/SPI1
53

Advertisement

Table of Contents
loading

Table of Contents