Programming - Aaeon PCM-9150 Manual

Intel pentium m / celeron m processors 18/36-bit lvds tft panel two ddrii 400/533 sodimm memory 6.1 ch ac-97 2.0 codec with s/p dif 4 usb 2.0 / 4 coms / digital io
Table of Contents

Advertisement

C o m p a c t B o a r d
P C M - 9 1 5 0
B.1 Programming
PCM-9150 utilizes ITE 8712 chipset as its watchdog timer
controller.
Below are the procedures to complete its configuration and the
AAEON intial watchdog timer program is also attached based on
which you can develop customized program to fit your application.
Configuring Sequence Description
After the hardware reset or power-on reset, the ITE 8712 enters the
normal mode with all logical devices disabled except KBC. The
initial state (enable bit ) of this logical device (KBC) is determined
by the state of pin 121 (DTR1#) at the falling edge of the system
reset during power-on reset.
Appendix B Programming the Watchdog Timer B-2

Advertisement

Table of Contents
loading

Table of Contents