Aaeon PCM-9150 Manual page 54

Intel pentium m / celeron m processors 18/36-bit lvds tft panel two ddrii 400/533 sodimm memory 6.1 ch ac-97 2.0 codec with s/p dif 4 usb 2.0 / 4 coms / digital io
Table of Contents

Advertisement

C o m p a c t B o a r d
P C M - 9 1 5 0
WatchDog Timer Configuration Registers
Configure Control (Index=02h)
This register is write only. Its values are not sticky; that is to say, a
hardware reset will automatically clear the bits, and does not
require the software to clear them.
WatchDog Timer Control Register (Index=71h, Default=00h)
Appendix B Programming the Watchdog Timer B-4

Advertisement

Table of Contents
loading

Table of Contents