Mitsubishi Electric MELSEC iQ-R Series User Manual page 30

Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

*1
Device
(Device name)
File register
(R)
(ZR)
(ERn\R)
Link direct device
Link input (Jn\X)
Link output (Jn\Y)
Link relay (Jn\B)
Link special relay (Jn\SB)
Link register (Jn\W)
Link special register
(Jn\SW)
Refresh data register (RD)
Module access
Module access device/
device
Intelligent function module
device (Un\G)
Multiple CPU shared
device (U3En\G)
CPU buffer
CPU buffer memory
memory access
access device (U3En\G)
device
CPU buffer memory
access device (fixed cycle
communication area)
(U3En\HG)
*1 The local devices and file registers for individual programs cannot be accessed by specifying the program name.
Do not use local devices and file registers for individual programs since they may not be read/written correctly.
*2 Process CPU does not support high speed sampling.
*3 Access to a safety device is not available.
*4 For Q12DCCPU-V (Basic mode), select "Use device function" on a C Controller module.
*5 For Q12DCCPU-V, only Q12DCCPU-V (Extended mode) can be accessed.
*6 The extended data register (D) and extended link register (W) can be accessed by the following two methods.
●Specifying extended data register (D), extended link register (W) directly
●Accessing the file register (ZR) region assigned to the extended data register (D) or extended link register (W)
*7 Either of the device names can be specified.
*8 A device name for QCPU (Q mode) and LCPU.
*9 When accessing out of the range of the file register (ZR) area, the value of -1(FFFFH) is sampled.
*10 It is not accessible when using Q00JCPU and Q00UJCPU.
*11 RnENCPUs and safety CPUs do not have the CPU buffer memory access device (fixed cycle communication area) (U3En\HG).
2 SPECIFICATIONS
28
2.2 Access Specifications for a CPU Module
Access target CPU module (series)
RCPU
Programmable controller
CPU/Process CPU
*3
CPU
General
sampling
*11
C Controller
*2
/Safety
module
High speed
sampling
*9
*9
QCPU (Q mode)
Programma
C Controller
ble
module
controller
CPU/
Process
CPU
*10
*10
LCPU
Programma
ble
controller
CPU

Advertisement

Table of Contents
loading

Table of Contents