Overview - Espressif ESP32­-S3 Series Hardware Design Manuallines

1 Overview

1 Overview
Note:
Check the link or the QR code to make sure that you use the latest version of this document:
https://espressif.com/sites/default/files/documentation/esp32-s3_hardware_design_guidelines_en.
pdf
ESP32-S3 is a highly-integrated, low-power, 2.4 GHz Wi-Fi + Bluetooth
It has the following features:
®
• Xtensa 32-bit LX7 CPU operating at clock speeds up to 240 MHz
• Complete Wi-Fi + Bluetooth subsystem integrating radio and baseband, RF switch, RF balun, power
amplifier, low noise amplifier (LNA), etc
• State-of-the-art power management unit
• Industry-leading RF performance
• Powerful AI computing ability
• Rich set of peripherals
ESP32-S3 also integrates advanced calibration circuitry that compensates for radio imperfections, and thus
reduces the cost and time to the market for your product, and eliminates the need for specialized testing
equipment.
The SoC is an ideal choice for a wide variety of application scenarios related to AI and Artificial Intelligence of
Things (AIoT), such as:
• Wake word detection
• Speech commands recognition
• Face detection and recognition
• Smart home
• Smart appliances
• Smart control panel
• Smart speaker
For more information about ESP32-S3 series, please refer to
Note:
Unless otherwise specified, "ESP32-S3" used in this document refers to the series of chips, instead of a specific chip
variant.
Espressif Systems
ESP32-S3 Series
5
Submit Documentation Feedback
®
LE (5) System-on-Chip (SoC) solution.
Datasheet.
ESP32-S3 Series Hardware Design Guidelines v1.0