Seco COM-Express CCOMe-C79 User Manual page 63

Carrier board for type 7 module on atx form factor
Table of Contents

Advertisement

Networking
10Gbase-KR OCP Type-C Connector
Pin
Signal
Pin
Signal
1
OCP_SMB_CK
26 10G_SFP_SCL1
2
OCP_SMB_DAT
27 10G_SFP_SDA1
3
EXT_MDIO_I2C_SEL
28 GND
4
GND
29 10G_SFP_SCL3
5
10G_KR_TX2+
30 10G_SFP_SDA3
6
10G_KR_TX2-
31 10G_INT2
7
GND
32 10G_INT3
8
10G_LED1_2#
33 +VIN_OCP
9
10G_LED1_0#
34 +VIN_OCP
10 GND
35 +VIN_OCP
11 10G_KR_TX3+
36 RST
12 10G_KR_TX3-
37 10G_INT0
13 GND
38 10G_INT1
14 10G_LED2_2#
39 GND
15 10G_LED2_0#
40 10G_KR_TX0+
16 GND
41 10G_KR_TX0-
17 10G_KR_RX2+
42 GND
18 10G_KR_RX2-
43 10G_LED0_2#
19 GND
44 10G_LED0_0#
20 10G_SFP_SCL0
45 GND
21 10G_SFP_SDA0
46 10G_KR_TX1+
22 GND
47 10G_KR_TX1-
23 10G_KR_RX3+
48 GND
24 10G_KR_RX3-
49 10G_PHY_MDC_OCP_SCL
25 GND
50 10G_PHY_MDC_OCP_SDA
CCOMe-C79
CCOMe-C79 - Rev. First Edition: 1.0 - Last Edition: 1.0 - Author: A.R. - Reviewed by E.S. Copyright © 2021 SECO S.p.A.
First introduced with COM Express
CN59
can offer up to four 10GBase-KR interfaces, where the MAC is located on the module and the
PHY is located on the carrier.
To make MC79 Carrier board more flexible, the PHYs are
not directly implemented in the carrier board. The signals
necessary for their management, instead, are carried to an
OCP Type-C connector CN59, i.e. a board-to-board
connector type AMPHENOL P/N 10135583-641402LF.
The MC79 Carrier Board is equipped with two jumpers JP12 and JP13, which indicate if the
PHY for 10G lanes can be driven only via MDIO or if I2C/MDIO is supported.
JP12 refers to configurability for 10G lanes #2 #3 and is used to drive input signal
10G_PHY_CAP_23 for the module.
JP13 refers to configurability for 10G lanes #0 #1 and is used to drive input signal
10G_PHY_CAP_01 for the module.
JP12 position
1-2
2-3
Instead, one of the MDIO/I2C interfaces #0 and #2 can also be selected for
pins #49 and #50. Switching is controlled via Jumper JP11.
Specifications Revision 3.0, COM Express Type 7 modules
JP13 position
Set for 10G_PHY_CAP_23
MDIO-only
MDIO/I2C
JP11 position
Controlled by signals:
1-2
10G_PHY_MDIO_SDA0 / 10G_PHY_MDC_SCL0
2-3
10G_PHY_MDIO_SDA2 / 10G_PHY_MDC_SCL2
Set for 10G_PHY_CAP_01
1-2
MDIO-only
2-3
MDIO/I2C
63

Advertisement

Table of Contents
loading

Table of Contents