Sony HDCU3300 Maintenance Manual page 209

Hd camera control unit
Hide thumbs Also See for HDCU3300:
Table of Contents

Advertisement

CN901
e18
CS-ALL-QWERTY-out
CN902
C2
DPR-CS3-out
IC101
CPU
D0-31
32
CN104
A0-21
22
7
ENTER ON/OFF
122
50
8
CANCEL ON/OFF
PF4
CS0
CS0
For JIG
123
49
9
DISPLAY ON/OFF
PF5
CS1
CS1
125
54
10
MENU ON/OFF
PF6
CS2
CS2
126
53
PF7
CS3
CS3
48
FRAME/
S1(1/2)
WRL
WRL
FIELD
133
47
PA3
WRH
WRH
3
WRHL
WRHL
1
WRHH
WRHH
43
RD
RD
133V 1
7
2
RD2
IC116
110
DRAK MS
DRAK0-2
109
DREQ MS
DREQ0-2
111
INTR MS
PE2
IC128
CN105
1
2
52
1
RE A
TCLKC
3
4
51
For JIG
2
RE B
TCLKD
30
3
SET
PA19
114
FORMAT0
PE4
33
FORMAT2
PA18
32
FORMAT3
PB3
100
FORMAT1
PA16
103
MD0
JIG DET
113
PE3
CN901
116
115
c9
(+/-)1mA-DETECT-in
PE6
PE5
PLD_IRQ
IC105
IC130
IC130
1
7
6
2
1
5
96
29
1/2
EXATL
PA20
UP_DATE
DIVIDE
IC130
3
5
X101
EXTAL-CLK
16.934MHz
+3.3V
IC108,128
IC125(1/2)
6
RESET
3
108
5
RES
RESET fr AT
4
RESET
RESET
144
PLD73
PE13
2
CN901
LINE or 1F/0H
PE14
5
d7
TRS-FLAG
PE15
136
IRQ1
138
PE8
CONF-DONE
139
PE9
ReCONFIG
31
1001/1000
PB2
34
IRQ2-1
36
IRQ3-1
101
WAI-2
+5V
IC120
CN103
2
107
4
CK
CPU CLK
2
TX
1
140
TXD2
For PC I/F
3
RX
+3.3V
IC136
1
7
137
2
RXD2
HDCU3300/MM (J,E)
IC102
IC123
A18
1
15
A1
38
D0-15
A19
2
9
A2
37
16
A20
3
A3
36
16
A21
5
ADDRESS
17
DECODER
15
4
27
CS2
35
26
MS CS3
34
WRL
IC103
33
WRH
MEMORY
A18
1
15
32
CS2 PLD
RD-2
STICK
A19
2
14
12
CONTROL
CS2 9093A
RESET
A20
3
13
13
ADDRESS
CS2 9093B
CPU CLK
A21
6
28
DECODER
4
CS2
30
29
24
11
20
IC106
A21
2
5
1
6
CS0
IC107
CS1
IC134
2
1
5
CS0(ROM)
IC129
7
1
A21
1
7
2
6
IC301
A0-3
4
IC315(1/2)
A0-7
D0-7
8
8
13
WRL
85
15
WRL
RD-2
71
RD-2
19
X301
IC305
CS2-PLD
40
1
7
19
VCO
EXTAL-CLK
S301
27MHz
MODE
SERIAL
13,72
15
COM RESET
69
123,11
106,151
PLD
188,187
IC305
(1/2)
5
3
65
8
IC305
2
6
66
17
PLD-VD
74
166
130
IC302
1
3
2
CPU-395 (1/2)
CPU-395 (1/2)
IC110
A2-20
D16-31
19
16
11
WRHH
28
RD
FLASH
12
MEMORY
RES
9
15
26
IC111
A2-20
D0-15
19
16
11
WRH
28
RD
FLASH
12
RES
MEMORY
9
15
26
A21
IC116
5
READY/BUSY
3
6
IC138
2
7
1
CS1
IC137
6
WRHL
3
5
WRHH
1
WRL
7
2
WRH
IC112
D0-7
2
4
UB1
8
3
5
7
LB1
73
CS2 9093A
6
SRAM
11
9
UB0
DECODER
10
14
12
LB0
74
CS2 9093B
13
70
RESET
1
RD
I/F
+3.3V
IC303(1/2)
29
TVDA
1
7
49
TVDB
2
34
RVDA
IC303(2/2)
6
+3.3V
54
RVDB
3
5
6-7
6-7
MS-LED-RED-OFF/ON
MS-LED-GREEN-OFF/ON
POWER
CTRL
+3.3V
IC127
Q102,103
D0-7
IC114
IC117
A2-19
D16-31
A1-15
D8-15
18
16
15
8
41
27
RD-2
WRH
6
22
FRAM
SRAM
RD
17
40
20
39
IC115
IC118
A2-19
D0-15
A1-15
D0-7
18
16
15
8
41
27
RD-2
WRL
6
22
FRAM
SRAM
RD
17
40
20
39
A16
IC113
IC132
A20
1
15
2
3
A21
2
1
ADDRESS
DECODER
4
14
CS3
MS CS3
IC121
A1-15
D8-15
15
8
6
27
IC129
WRH
2
22
FRAM
D0-15
RD
9
8
20
A1-20
10
IC132
IC122
A1-15
D0-7
15
8
27
WRL
22
FRAM
RD
20
+3.3V
IC308(1/2)
1
7
2
IC308(2/2)
6
+3.3V
3
5
RD-2
IC134
5
A21
3
6
CS2
+3.3V
+5V
IC1,4(2/2),Q3
IC4(1/2),Q4
REG
-5V
+3.3V
IC3(2/2),Q1
REG
+1.5V
REG
5
6
3
IC6
IC2
LEVEL
CHECK
Q5
PWR OK/NG
D3
POWER
D102
MS-LED
Q101,104
LED
DRIVE
CN101
DIO
4
SCLK
8
BS
2
MEMORY
IC128
STICK
BUFF
INS
6
VCC
3,9
CN902
IC109
D0-7
18
DPR-BUS0
A5
8
17
DPR-BUS1
B5
16
DPR-BUS2
C5
15
TRANS
DPR-BUS3
D5
14
CEIVER
DPR-BUS4
A6
13
DPR-BUS5
B6
19
12
OE
DPR-BUS6
C6
1
11
T/R
DPR-BUS7
D6
IC126
CN902
A0-7
A0-7
2
DPR-ADDR0
A2
8
3
DPR-ADDR1
B2
4
DPR-ADDR2
A3
5
DPR-ADDR3
A4
BUFF
6
DPR-ADDR4
B4
7
DPR-ADDR5
C4
8
DPR-ADDR6
D4
9
DPR-ADDR7
E4
+5V
CN102
+3.3V
+5V
53-56
+3V
5-8
D0-15
D0-D15
50-35
16
A1-20
A1-A20
30-11
20
For Tool
CS0
CS0(JIG)
31
RD2
RD
32
WRH
WRH
33
WRL
WRL
34
UP_DATE
AUTO UP DATE
51
JIG DET
JIG DET
52
IC131
CN902
12
8
WRL
DPR-WR
E5
11
BUFF
9
RD
DPR-RD
E6
CN901
700P-CHU-Data-out
b4
700P-CCU-Data-in
a4
CN901
700P-SM-CCU-Data-out
d4
700P-SM-CHU-Data-in
e4
IC135
1
7
2
CN901
WAIT-in
a16
IC133
CN902
1
7
2
DPR-CPU-CLK-out
E3
CN901
REG
+5.5V
c23,d23,e23
-5.5V
d24,e24
+3.8V
a6,b6,c6,d6,e6
CPU UNIT
CPU-395 (1/2)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents