Casio TE-7000S Service Manual page 28

Hide thumbs Also See for TE-7000S:
Table of Contents

Advertisement

PIN NO.
PIN NAME
118
TMS/PTG[2]
119
TRST/PTG[3]
120
TDO/PTF[5]
121
ASEBRKAK/PTF[6]
122
ASEMDO
123
Vcc-PLL1
124
CAP1
125
Vss-PLL1
126
Vss-PLL2
127
CAP2
128
Vcc-PLL2
129
MD1
130
Vss
131
XTAL
132
EXTAL
133
STATUS0/PTE[4]
134
STATUS1/PTE[5]
135
TCLK/PTE[6]
136
IRQOUT/PTE[7]
137
VssQ
138
CKIO
139
VccQ
140
TxD0/SCPT[0]
141
SCK0/SCPT[1]
142
TxD2/SCPT[2]
143
SCK2/SCPT[3]
144
RTS2/SCPT[4]
145
RxD0/SCPT[0]
146
RxD2/SCPT[2]
147
CTS2/IRQ5/SCPT[5]
148
Vss
149
RESETM
150
Vcc
151
IRQ0/IRL0/PTH[0]
152
IRQ1/IRL1/PTH[1]
153
IRQ2/IRL2/PTH[2]
154
IRQ3/IRL3/PTH[3]
155
IRQ4/PTH[4]
156
VssQ
157
NMI
158
VccQ
159
AUDCK/PTG[4]
160
DREQ0/PTH[5]
161
DREQ1/PTH[6]
162
ADTRG/PTG[5]
163
MD0
164
MD2
165
RESETP
166
CA
167
MD3
168
MD4
169
MD5
170
AVss
171
AN[0]/PTJ[0]
172
AN[1]/PTJ[1]
173
AN[2]/DA[1]/PTJ[2]
174
AN[3]/DA[0]/PTJ[3]
175
AVcc
176
AVss
I/O
IN
Mode select (H-UDI) / input port G
IN
Reset (H-UDI) / input port G
O/IO
Data output (H-UDI) / input/output port F
O/IO
ASE break acknowledge (H-UDI) / input/output port F
IN
ASE mode (H-UDI)
-
PLL1 power supply (1.9 V)
-
PLL1 external capacitance pin
-
PLL1 power supply (0 V)
-
PLL2 power supply (0 V)
-
PLL2 external capacitance pin
-
PLL2 power supply (1.9 V)
IN
Clock mode setting
-
Internal power supply (0 V)
O
Clock oscillator pin
IN
External clock / crystal oscillator pin
O/IO
Processor status / input/output port E
O/IO
Processor status / input/output port E
IO
TMU or RTC clock input/output / input/output port E
O/IO
Interrupt request notification / input/output port E
-
Input/output power supply (0 V)
IO
System clock input/output
-
Input/output power supply (3.3 V)
O
SCI transmit data 0 / SC port
IO
SCI clock 0 / SC port
O
SCIF transmit data 2 / SC port
IO
SCIF clock 2 / SC port
O/IO
SCIF transmit request 2 / SC port
IN
SCI receive data 0 / SC port
IN
SCIF receive data 2 / SC port
IO
SCIF transmit clear / external interruption request / SC port
-
Internal power supply (0 V)
IN
Manual reset request
-
Internal power supply (1.9 V)
I/I/IO
External interrupt request / input/output port H
I/I/IO
External interrupt request / input/output port H
I/I/IO
External interrupt request / input/output port H
I/I/IO
External interrupt request / input/output port H
I/IO
External interrupt request / input/output port H
-
Input/output power supply (0 V)
IN
Nonmaskable interrupt request
-
Input/output power supply (3.3 V)
IN
AUD clock / input port G
I/IO
DMA request / input/output port H
I/IO
DMA request / input/output port H
IN
Analog trigger / input port G
IN
Clock mode setting
IN
Clock mode setting
IN
Power-on reset request
IN
Chip activate / hardware standby request
IN
Area 0 bus width setting
IN
Area 0 bus width setting
IN
Endian setting
-
Analog power supply (0 V)
IN
A/D converter input / input port J
I/IO
A/D converter input / input port J
I/O/I
A/D converter input / D/A converter output / input port J
I/O/I
A/D converter input / D/A converter output / input port J
-
Analog power supply (3.3 V)
-
Analog power supply (0 V)
— 26 —
DESCRIPTION

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Te-8000fTe-8500f

Table of Contents