Seco COMe-C55-CT6 User Manual page 40

Com express type 6 module with the intel 8 th generation core and celeron 4000 cpus
Table of Contents

Advertisement

3.2.5.12 Digital Display interfaces
®
The Intel
UHD Graphics 620 / 610 controller, embedded inside the Intel
interfaces, which can be used for the implementation, on the carrier board, of HDMI/DVI or Multimode Display Port interfaces.
Switching between HDMI/DVI (or, more correctly, TMDS) and Display Port is dynamic, i.e. the interfaces coming out from COM Express
implement a multimode Display Port interface (and in this way only AC coupling capacitors are needed on the carrier board) or a HDMI/DVI interface (an in this case
TMDS level shifters are needed).
This is reached by multiplexing DP/HDMI interfaces on the same pins.
Depending by the interface chosen, therefore, on COM Express connector CD there will be available the following signals:
Pin nr.
Pin name
D26
DDI1_PAIR0+
D27
DDI1_PAIR0-
D29
DDI1_PAIR1+
D30
DDI1_PAIR1-
D32
DDI1_PAIR2+
D33
DDI1_PAIR2-
D36
DDI1_PAIR3+
D37
DDI1_PAIR3-
C24
DDI1_HPD
D15
DDI1_CTRLCLK_AUX+
D16
DDI1_CTRLDATA_AUX-
D34
DDI1_DDC_AUX_SEL
D39
DDI2_PAIR0+
D40
DDI2_PAIR0-
D42
DDI2_PAIR1+
D43
DDI2_PAIR1-
D46
DDI2_PAIR2+
COMe-C55-CT6
COMe-C55-CT6 User Manual - Rev. First Edition: 1.0 - Last Edition: 1.0 - Author: S.B. - Reviewed by L.V. Copyright © 2020 SECO S.p.A.
Digital Display Interfaces - Pin multiplexing
Multimode Display Port mode
Signal
Description
DP1_LANE0+
DP1 Differential pair #0 non-inverting line
DP1_LANE0-
DP1 Differential pair #0 inverting line
DP1_LANE1+
DP1 Differential pair #1 non-inverting line
DP1_LANE1-
DP1 Differential pair #1 inverting line
DP1_LANE2+
DP1 Differential pair #2 non-inverting line
DP1_LANE2-
DP1 Differential pair #2 inverting line
DP1_LANE3+
DP1 Differential pair #3 non-inverting line
DP1_LANE3-
DP1 Differential pair #3 inverting line
DP1_HPD
DP1 Hot Plug Detect signal
DP1_AUX+
DP1 Auxiliary channel non-inverting line
DP1_AUX-
DP1 Auxiliary channel inverting line
DDI#1 DP or TMDS interface selector: pull this signal low or leave it floating for DP++ interface, pull high (+3.3V_RUN) for TMDS interface
DP2_LANE0+
DP2 Differential pair #0 non-inverting line
DP2_LANE0-
DP2 Differential pair #0 inverting line
DP2_LANE1+
DP2 Differential pair #1 non-inverting line
DP2_LANE1-
DP2 Differential pair #1 inverting line
DP2_LANE2+
DP2 Differential pair #2 non-inverting line
®
th
8
generation Core or Celeron 4000 series processors, offers two Digital Display
Signal
TMDS1_DATA2+
TMDS1_DATA2-
TMDS1_DATA1+
TMDS1_DATA1-
TMDS1_DATA0+
TMDS1_DATA0-
TMDS1_CLK+
TMDS1_CLK-
HDMI1_HPD
HDMI1_CTRLCLK
HDMI1_CTRLDATA
TMDS2_DATA2+
TMDS2_DATA2-
TMDS2_DATA1+
TMDS2_DATA1-
TMDS2_DATA0+
®
module can be used to
TMDS (HDMI/DVI) mode
Description
TMDS1 Differential pair #2 non-inverting line
TMDS1 Differential pair #2 inverting line
TMDS1 Differential pair #1 non-inverting line
TMDS1 Differential pair #1 inverting line
TMDS1 Differential pair #0 non-inverting line
TMDS1 Differential pair #0 inverting line
TMDS1 Differential clock non-inverting line
TMDS1 Differential clock inverting line
HDMI #1 Hot Plug Detect signal
DDC Clock line for HDMI panel #1.
DDC Data line for HDMI panel #1.
TMDS2 Differential pair #2 non-inverting line
TMDS2 Differential pair #2 inverting line
TMDS2 Differential pair #1 non-inverting line
TMDS2 Differential pair #1 inverting line
TMDS2 Differential pair #0 non-inverting line
40

Advertisement

Table of Contents
loading

Table of Contents