Table of Contents
Advertisement
Schematic Diagrams
E, B Key
Sheet 27 of 46
26
CNVI_DET#
E, B Key
BLUETOOTH
A
H17
*H8_0X8_8D5_0X5_8
H8_0X8_8D5_0X5_8
H18
*H8_0X8_8D5_0X5_8
H8_0X8_8D5_0X5_8
B - 28 E, B Key
75
73
8
CNVI_WT_CLKP
71
8
CNVI_WT_CLKN
69
67
8
CNVI_WT_D0P
CNVi
65
8
CNVI_WT_D0N
63
61
8
CNVI_WT_D1P
59
8
CNVI_WT_D1N
57
55
5
WLAN_WAKEUP#
53
8
WLAN_CLKREQ#
51
49
8
CLK_PCIE_WLAN#
47
8
CLK_PCIE_WLAN
45
43
6
PCIE_RXN10_WLAN
41
6
PCIE_RXP10_WLAN
39
WLAN
PCIE_TXN16_WLAN_R
C11
0.1u_10V_X5R_04
37
6
PCIE_TXN10_WLAN
PCIE_TXP16_WLAN_R
C13
0.1u_10V_X5R_04
35
6
PCIE_TXP10_WLAN
33
PCIE TX AC CAP NEAR PCH
VDD3
23
8
CNVI_WR_CLKP
21
8
CNVI_WR_CLKN
L: CNVi
19
R38
H: W/O CNVi
10K_04
17
8
CNVI_WR_D0P
CNVi
15
8
CNVI_WR_D0N
CNVI_DET#
13
11
8
CNVI_WR_D1P
8
CNVI_WR_D1N
6
USB_PN10
6
USB_PP10
CNVi M.2 A+E KEY BT USB 2.0 PORT
PCH-LP USB2.0 PORT-10
PCH-H USB2.0 PORT-14
USB
BIOS
XHCI
USB3.0 port
BT Power Management Issue.
The Hybrid M.2 E-Key is used for:
1. CNVi RF(Jefferson Peak)
2. Discrete WiFi (PCIe v2.1 Gen1)
These TEST PAD put together in BOT side
3. Discrete WiGig (PCIe v2.1 Gen2)
4. CNVi+WiGig combo(Cedar Peak)
5. Qualcomm WiGig/WLAN/BT
combo(Sparrow) on Cannon Lake,
Coffee Lake, and Gemini Lake
platform.
H7
H2
*H7_0D3_9
H7_0D3_9
*H7_0D2_3
H7_0D2_3
H19
H21
H20
H14
H16
H1
H15
*H5_0D2_2
*H5_0D2_2
*H5_0D2_2
*C111D111N
*C111D111N
*C111D111N
*C111D111N
H5_0D2_2
H5_0D2_2
H5_0D2_2
C111D111N
C111D111N
C111D111N
C111D111N
H6
H13
2018/7/5
2
4
2
3
1
5
3
1
CPU
H8
H5
H10
*MTH7_0D2_3
*MTH7_0D2_3
H6_0D3_7
H6_0D3_7
H6_0D3_7
MTH7_0D2_3
MTH7_0D2_3
H6_0D3_7
H6_0D3_7
H6_0D3_7
6-34-W54CS-010 (BOT)
1
J_WLAN1
>40 mil
74
GND13
3.3V3
WLAN_3.3V
72
WT_CLKP
3.3V2
70
WT_CLKN
PEWAKE1_N
68
GND12
CLKREQ1_N
66
WT_D0P
PERST1_N
64
WT_D0N
REFCLK0
NEW PART
62
GND11
IRQ_N(I)
60
WT_D1P
I2C CLK(O)
58
WT_D1N
I2C DATA(IO)
WLAN_EN
56
R8
0_04
GND10
W_DISABLE1_N(O)
54
BT_EN
PEWAKE0_N
W_DISABLE2_N(O)
52
BUF_PLT_RST#
CLKREQ0_N
PERST0_N(O)
50
32KHz
GND9
SUSCLK(32Khz)(O)
48
R10
*33_04
REFCLKN0
COEX1_TXD(I/O)1.8V
46
R11
*33_04
REFCLKP0
COEX2_RXD(I/O)1.8V
44
R16
*33_04
GND8
COEX3(I/O)1.8V
42
PERN0
CLINK_CLK
40
D01A
PERP0
CLINK_DATA
38
GND7
CLINK_RESET
36
R15
75_04
PETN0
UART_RTS/BRI_DT
CNVI_RGI_RSP_R
34
R27
22_04
PETP0
UART_CTS/RGI_RSP
32
R26
75_04
GND6
UART_TX/RGI_DT
R17
*20K_04
E KEY
R28
20K_04
CNVI_BRI_RSP_R
22
R32
22_04
WGR_CLKP
UART_RX/BRI_RSP
20
WGR_CLKN
UART_WAKE_N
18
GND5
GND4
16
WGR_D0P
LED2_N(OD)
14
WGR_D0N
PCM_OUT/CLKREQ0
12
GND3
PCM_IN
10
WGR_D1P
PCM_SYNC/LCP_RSTN
9
8
WGR_D1N
PCM_CLK
7
6
GND2
LED1_N(OD)
5
4
>40 mil
USB_DN
3.3V1
3
2
R247
WLAN_3.3V
USB_DP
3.3V0
1
71.5K_1%_04
GND1
Hybrid M.2 KEY-E 2230
C16
C17
NASE0-S6701-TSH4
P/N = 6-21-84300-075
PCB Footprint = nxse0-s67xx-xx64x
WLAN_EN
BT_EN
WLAN_PWR_EN
WLAN_3.3V
CLOSE TO CONN.
H4
H11
H3
H12
*H7_0D2_3
*H7_0D2_3
*H7_0D2_3
*H7_0D2_3
H7_0D2_3
H7_0D2_3
H7_0D2_3
H7_0D2_3
M1
M2
M3
M4
*M-MARK
*M-MARK
*M-MARK
*M-MARK
M5
M6
M7
M8
4
*M-MARK
*M-MARK
*M-MARK
*M-MARK
5
1
CLKIN_XTAL_LCP
8
WLAN_EN
26
BT_EN
26
BUF_PLT_RST#
9,20,24,26,28,29
SUS_CLK
8
CNVI_MFUART2_RXD
8
CNVI_MFUART2_TXD
8
CNVI_GNSS_PA_BLANKING
8
CNVI_BRI_DT
7
CNVI_RGI_RSP
7
CNVI_RGI_DT
7
COMMON
PULL
1.8VA
CNVI_BRI_RSP
7
CNVI_WAKE#
9
VDD3
CNVI_CLKREQ
7
>120 mil
U19
>120 mil
CNVI_RST#
7
4
1
VIN
VOUT
5
VIN
C354
R227
3
2
1u_6.3V_X5R_02
75K_04
EN
GND
CLOSE TO PCH
UP7553PMA5-25
AP2821KTR-G1
26
WLAN_PWR_EN
P/N = 6-02-02821-9C0
WLAN_3.3V
C5
C6
0.1u_6.3V_X5R_02
22u_6.3V_X5R_06
LAYOUT NEAR PIN72,74
WLAN_3.3V
WLAN_EN
R7
10K_04
BT_EN
R9
10K_04
CNVI_WAKE#
R33
10K_04
BUF_PLT_RST#
R20
100K_04
1.8VA
COMMON
PULL
CNVI_RGI_RSP
R25
*20K_04
CNVI_BRI_RSP
R31
*20K_04
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[27] E,B KEY(CNVI/BT)
[27] E,B KEY(CNVI/BT)
[27] E,B KEY(CNVI/BT)
Size
Size
Size
Document Number
Document Number
Document Number
6-71-N15Z0-D01
6-71-N15Z0-D01
6-71-N15Z0-D01
N150ZU
N150ZU
N150ZU
A3
A3
A3
Date:
Date:
Date:
Wednesday, August 29, 2018
Wednesday, August 29, 2018
Wednesday, August 29, 2018
Sheet
Sheet
Sheet
27
27
27
WLAN_3.3V
A
Rev
Rev
Rev
D01
D01
D01
of
of
of
46
46
46
Hide quick links:
Advertisement
Table of Contents
