Cirrus Logic Crystal CS98000 Series Manual page 18

0A0 R/W
0A4 WO
0A8 R/W
0AC RO
1080 R/W
1084 WO
1088 R/W
108C RO
10A0 R/W
10A4 WO
10A8 R/W
10AC RO
0B0 R/W
0B4 WO
0B8 R/W
0BC RO
0C0 R/W
0C4 R/W
0C8 R/W
0CC R/W
0D0 R/W
0D4 RO
0D8 R/W
0E0 R/W
0E4 R/W
0E8 R/W
0EC RO
0F0 R/W
10F0 R/W
0F4 R/W
10F4 R/W
0F8 R/W
0FC R/W
100 R/W
104 R/W
108 R/W
10C R/W
110 R/W
114 RO
120 R/W
124 R/W
18
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
General
Host
Host
Host
Host
Host
Host
Host
Host
Table 4. CS98000 Registers (Continued)
RSK0_Interrupt_Mask2
RSK0_Interrupt_Set2
RSK0_Interrupt2_Status
RSK0_Interrupt_Cause2
RSK1_Interrupt_Mask
RSK1_Interrupt_Set
RSK1_Interrupt_Status
RSK1_Interrupt_Cause
RSK1_Interrupt_Mask2
RSK1_Interrupt_Set2
RSK1_Interrupt2_Status
RSK1_Interrupt_Cause2
DSP_Interrupt_Mask2
DSP_Interrupt_Set2
DSP_Interrupt2_Status
DSP_Interrupt_Cause2
Timer_0
Timer_1
Timer_2
Timer_3
Timer_Control
Performance_Monitor_Count
Timer_M_Over_N
IR_Control
IR_Dram_Start_Address
IR_Dram_End_Address
IR_Dram_Write_Address
PLL_Control_Register1
Low_Power_Clock_Control
PLL_Control_Register2
PLL_Control_Register3
PLL_Turn_Off
PLL_Clock_Divider
Device_1_Control
Device_2_Control
Device_3_Control
Device_4_Control
Write_Data_Port
Read_Data_Port
Host_Start_Address
Dram Start Address
CS98000
DS525PP1