Acer Q1VZC Schematics Document page 15

Table of Contents

Advertisement

A
+3VALW_PCH
R151
2
1
10K_0402_5%
PCH_ACIN
+VCCSUS3_3
1
R153
2
1
10K_0402_5%
SUSWARN#_R
R154
2
1
10K_0402_5%
PCH_GPIO72
R155
2
1
10K_0402_5%
RI#
R157
2
1
200_0402_5%
PM_DRAM_PWRGD
Follow Tacoma 1.0
R159
2
1
10K_0402_5%
PCH_RSMRST#
not support Deep S4,S5
can be left unconnected.
Check list1.5 P.81
2
not support AMT APWROK can mux
with PWROK (check list1.5 P.47)
<29>
1/11 Add "ACPRESENT" signal. (follow Q5LJ1)
R177
1
2
PCH_ACIN
<29>
ACPRESENT
0_0402_5%
3
tell PCH all power ok
but cpu core
<29>
PCH_PWROK
<41>
VGATE
R167
10K_0402_5%
4
A
B
DMI_CTX_PRX_N0
<4>
DMI_CTX_PRX_N0
DMI_CTX_PRX_N1
<4>
DMI_CTX_PRX_N1
DMI_CTX_PRX_N2
<4>
DMI_CTX_PRX_N2
DMI_CTX_PRX_N3
<4>
DMI_CTX_PRX_N3
DMI_CTX_PRX_P0
<4>
DMI_CTX_PRX_P0
DMI_CTX_PRX_P1
<4>
DMI_CTX_PRX_P1
DMI_CTX_PRX_P2
<4>
DMI_CTX_PRX_P2
DMI_CTX_PRX_P3
<4>
DMI_CTX_PRX_P3
DMI_CRX_PTX_N0
<4>
DMI_CRX_PTX_N0
DMI_CRX_PTX_N1
<4>
DMI_CRX_PTX_N1
DMI_CRX_PTX_N2
<4>
DMI_CRX_PTX_N2
DMI_CRX_PTX_N3
<4>
DMI_CRX_PTX_N3
DMI_CRX_PTX_P0
<4>
DMI_CRX_PTX_P0
DMI_CRX_PTX_P1
<4>
DMI_CRX_PTX_P1
DMI_CRX_PTX_P2
<4>
DMI_CRX_PTX_P2
DMI_CRX_PTX_P3
<4>
DMI_CRX_PTX_P3
+1.05VS_VTT
L=500mil S=15mil
1
2
DMI_IRCOMP
R160
49.9_0402_1%
1
2
DMI2RBIAS
R161
750_0402_1%
4mil width and place
within 500mil of the PCH
SUS_PWR_DN_ACK
R178
1
S3@
2
0_0402_5%
SUSACK#
1
DS3@
2
SUSACK#_R
SUSACK#_R
<29>
SUSACK#
R163
0_0402_5%
1
2
XDP_DBRESET#_R
<5>
XDP_DBRESET#
R164
0_0402_5%
SYS_PWROK
PCH_PWROK
1
2
PCH_PWROK_R
R166
0_0402_5%
PM_DRAM_PWRGD
<5>
PM_DRAM_PWRGD
PCH_RSMRST#
<29>
PCH_RSMRST#
R179
1
S3@
2
0_0402_5%
SUS_PWR_DN_ACK
1
DS3@
2
SUSWARN#_R
<29>
SUSWARN#
R196
0_0402_5%
PBTN_OUT#
<29>
PBTN_OUT#
D2
@
1
2
PCH_ACIN
<29,33,36>
ACIN
RB751V-40_SOD323-2
No use PU 10K +3VALW
PCH_GPIO72
Ring Indicator CRB1.0 PU 10K +3VALW
RI#
+3VS
ALL power OK
U19
2
B
4
SYS_PWROK
Y
1
A
MC74VHC1G08DFT2G_SC70-5
R168
10K_0402_5%
B
C
U16C
BC24
DMI0RXN
FDI_RXN0
BE20
DMI1RXN
FDI_RXN1
BG18
DMI2RXN
FDI_RXN2
BG20
DMI3RXN
FDI_RXN3
FDI_RXN4
BE24
DMI0RXP
FDI_RXN5
BC20
DMI1RXP
FDI_RXN6
BJ18
DMI2RXP
FDI_RXN7
BJ20
DMI3RXP
FDI_RXP0
AW24
DMI0TXN
FDI_RXP1
AW20
DMI1TXN
FDI_RXP2
BB18
DMI2TXN
FDI_RXP3
AV18
DMI3TXN
FDI_RXP4
FDI_RXP5
AY24
DMI0TXP
FDI_RXP6
AY20
DMI1TXP
FDI_RXP7
AY18
DMI2TXP
AU18
DMI3TXP
FDI_INT
BJ24
DMI_ZCOMP
FDI_FSYNC0
BG25
DMI_IRCOMP
FDI_FSYNC1
BH21
DMI2RBIAS
FDI_LSYNC0
FDI_LSYNC1
DSWVRMEN
C12
SUSACK#
DPWROK
K3
SYS_RESET#
WAKE#
P12
SYS_PWROK
CLKRUN# / GPIO32
L22
PWROK
SUS_STAT# / GPIO61
L10
APWROK
SUSCLK / GPIO62
B13
DRAMPWROK
SLP_S5# / GPIO63
C21
RSMRST#
SLP_S4#
K16
SUSWARN# / SUS_PWR_DN_ACK / GPIO30
SLP_S3#
E20
PWRBTN#
SLP_A#
H20
ACPRESENT / GPIO31
SLP_SUS#
E10
BATLOW# / GPIO72
PMSYNCH
A10
RI#
SLP_LAN# / GPIO29
COUGARPOINT_FCBGA989
HM77@
SYS_PWROK
<5>
1
C178
@
0.047U_0402_16V7K
2
Security Classification
Security Classification
Security Classification
Compal Secret Data
Compal Secret Data
Compal Secret Data
2011/11/22
2011/11/22
2011/11/22
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
BJ14
FDI_CTX_PRX_N0
FDI_CTX_PRX_N0
<4>
AY14
FDI_CTX_PRX_N1
FDI_CTX_PRX_N1
<4>
BE14
FDI_CTX_PRX_N2
FDI_CTX_PRX_N2
<4>
BH13
FDI_CTX_PRX_N3
FDI_CTX_PRX_N3
<4>
BC12
FDI_CTX_PRX_N4
FDI_CTX_PRX_N4
<4>
BJ12
FDI_CTX_PRX_N5
FDI_CTX_PRX_N5
<4>
BG10
FDI_CTX_PRX_N6
FDI_CTX_PRX_N6
<4>
BG9
FDI_CTX_PRX_N7
FDI_CTX_PRX_N7
<4>
BG14
FDI_CTX_PRX_P0
FDI_CTX_PRX_P0
<4>
BB14
FDI_CTX_PRX_P1
FDI_CTX_PRX_P1
<4>
BF14
FDI_CTX_PRX_P2
FDI_CTX_PRX_P2
<4>
BG13
FDI_CTX_PRX_P3
FDI_CTX_PRX_P3
<4>
BE12
FDI_CTX_PRX_P4
FDI_CTX_PRX_P4
<4>
BG12
FDI_CTX_PRX_P5
FDI_CTX_PRX_P5
<4>
BJ10
FDI_CTX_PRX_P6
FDI_CTX_PRX_P6
<4>
BH9
FDI_CTX_PRX_P7
FDI_CTX_PRX_P7
<4>
AW16
FDI_INT
FDI_INT
<4>
AV12
FDI_FSYNC0
FDI_FSYNC0
<4>
BC10
FDI_FSYNC1
FDI_FSYNC1
<4>
AV14
FDI_LSYNC0
FDI_LSYNC0
<4>
BB10
FDI_LSYNC1
FDI_LSYNC1
<4>
A18
DSWODVREN
0_0402_5%
R483
1
S3@
2
PCH_RSMRST#
E22
1
2
PCH_DPWROK
R482
DS3@
0_0402_5%
B9
PCH_PCIE_WAKE#
PCH_PCIE_WAKE#
N3
CLKRUN#
No use PU 10K +3VS
CLKRUN#
<30>
G8
SUS_STAT#
@
T15
PAD
N14
SUSCLK
SUSCLK
<29>
T34
@
PAD
D10
PM_SLP_S5#
PM_SLP_S5#
T35
@
PAD
H4
PM_SLP_S4#
PM_SLP_S4#
T36
@
PAD
F4
PM_SLP_S3#
PM_SLP_S3#
G10
SLP_A#
T16
@
PAD
G16
SLP_SUS#
SLP_SUS#
<29>
AP14
H_PM_SYNC
H_PM_SYNC
<5>
K14
PCH_GPIO29
No use PU 10K +3VALW
2012/11/22
2012/11/22
2012/11/22
Title
Title
Title
Deciphered Date
Deciphered Date
Deciphered Date
Size
Size
Size
Custom
Custom
Custom
Date:
Date:
Date:
D
E
+RTCVCC
DSWODVREN
R150
2
1
330K_0402_5%
R152
2
@
1
330K_0402_5%
DSWODVREN - On Die DSW VR Enable
*
H
: : : :
E nable internal DSW +1.05VS
L
: : : :
D isable
Must always PU at +RTCVCC
+VCCSUS3_3
PCH_PCIE_WAKE#
R156
1
2
10K_0402_5%
PCH_GPIO29
R158
1
@
2
10K_0402_5%
+3VS
CLKRUN#
R162
1
2
8.2K_0402_5%
not support Deep S4,S5 DPWROK mux with
RSMRST#
<29>
check list1.5 P.50
<25,27>
PCH_DPWROK
R165
100K_0402_5%
@
<29>
<29>
Can be left NC
when IAMT is not
<29>
support on the
platfrom
not support
Deep S4,S5 can NC
PCH EDS1.5 P.75
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
PCH (3/9) DMI,FDI,PM
PCH (3/9) DMI,FDI,PM
PCH (3/9) DMI,FDI,PM
Document Number
Document Number
Document Number
Q1VZC M/B LA-8941P Schematic
Q1VZC M/B LA-8941P Schematic
Q1VZC M/B LA-8941P Schematic
Friday, April 20, 2012
Friday, April 20, 2012
Friday, April 20, 2012
Sheet
Sheet
Sheet
15
15
15
of
of
of
45
45
45
E
1
2
3
4
Rev
Rev
Rev
1.0
1.0
1.0

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Q1VZC and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF