Picnic - Philips EM5A NTSC Service Manual

Colour television
Table of Contents

Advertisement

www.freeservicemanuals.info
Circuit Diagrams and PWB Layouts
Small Signal Board: PICNIC
1
2
3

PICNIC

A
3703
B3c-171
Y_EAGLE_E
330R
2700
3706
Y100
9736
B4-128
3p9
390R
5700
L1
2u2
B3c-172
U_EAGLE_E
3704
B
330R
2703
3707
B4-129
U100
9737
3p9
390R
5701
L2
1u
B3c-173
V_EAGLE_E
3705
330R
2706
3708
V100
9738
B4-130
390R
3p9
C
5702
L3
1u
7707
BC847B
HD_E
L4
7703
3729
HD100
B4-148
PMBT2369
68R
4K7
D
3733
3721
3735
B4-132
VD100
680R
1R
VD_E
L5
3734
1R
E
SDA-D
SCL-D
3709
SCL-F
100R
3710
SDA-F
100R
F
3719
+3V3A
7715
3K3
PMBT2369
RSTR
3720
+5VA
G
10K
3713
B2-125
Y50
180R
2740
22n
U50
3714
B2-126
H
180R
2741
22n
2742
B2-127
V50
3715
22n
180R
HA50
3727
B2-124
I
150R
L10
3730
3728
B2-123
VA50
680R
150R
VAP
L11
B1
B10
J
K
7706
KF25BDT
5706
1
3
+3V3_FBX
IN
OUT
GND
2
L
1
2
3
EM5A NTSC
4
5
6
7
+3V3_FBX
+2V5B
7708
3752
BC847B
1R
3753
1R
3737
7709
BC847B
1K
7710
5711
2824
BC847B
1n
2746
100n
MF(18)
9702
5712
9735
+5VA
ALE
9734
+3V3PR
RES
+3V3_FBX
5713
+3V3P
160
159
158
157
156 155 154 153 152 151 150 149
1
SN-DA
SN-DA
9701
P0
2
SN-CL
RES
SN-CL
3
VSSO6
MICRO-PROCESSOR
4
SCL
5
SDA
PSP
6
UP-RST
7
WD-RST
8
RSTW
RSTW
9
RSTR
5714
2755
N.C.
9703
10
FBL
+3V3A
RES
2751
100n
11
VDDA1
100n
12
Y-OUT
13
VSSA1
14
U-OUT
15
V-OUT
16
VSSA2
7713
17
BGEXT
18
H-D
L6
PICNIC
19
V-D
20
AGND
2757
3759
SAA4978H
22n
21
DIFFIN
L7
220R
22
VDDA2
23
Y-IN
5736
24
VDDA3
ANALOG
6u8
25
U-IN
PROCESSING
2881
2753
26
VIN
27p
100n
27
VSSA3
28
H-A
CLK
29
V-A
PLL
TIMING
30
HREF-EXT
31
VDDA4
32
VSSA4
3760
33
VSSX
1M
RES
L9
34
OSC-I
1701
RES
35
OSC-O
OSC
CX-5F
12M
36
TEST
CSTCV
1702
1
3
37
TRST
12M
38
TMS
BST
39
TDI
2
BUS A
1710
40
TDO
1
2
3
41
42
43 44 45 46 47 48
49 50 51
N.C.
4
5
3712
TD0
+3V3P
6
+2V5B
47K
+3V3P
7
FMN
4
5
6
7
8
9
7.
60
8
9
10
11
L6
L7
L9
PM3394B
PM3394B
500mV / div DC
500mV / div DC
10us / div
10us / div
5744
FBX
+5VA
+5VF
PROM
SOFTWARE
5737
+3V3FM
+3V3_INT
+3V3P
+3V3P
ALE
+3V3P
2764100n
148
147 146
145 144 143 142 141 140
139
138
137
136
135
134
133
132 131 130
129 128 127 126 125 124
123
122 121
P2
BUS C
CLK
TIMING
BACK END
PEAKING
3 X DAC
MUX
MID
END
BUS D
HISTOGRAM
NOISE
3 X ADC
REDUCTION
FRONT
TIMING
TBC/SRC
END
MUX
CLK
BUS B
52
53 54 55 56 57 58 59 60 61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
+3V3P
10
11
12
13
14
15
L10
L11
PM3394B
1V / div DC
1V / div DC
1V / div DC
5ms / div
20us / div
250ns / div
RSTR
+3V3FM
+3V3FM
+3V3FM
DA(15)
RSTW
DA(14)
DA(13)
DA(12)
DA(11)
DA(10)
DA(15)
1
NC1
DA(09)
2
DI23
DA(14)
3
DA(08)
VSS1
4
DI24
DA(13)
7714
5
DI25
6
DI26
DA(12)
7
DI27
+3V3FM
8
NC2
9
100n
VSS2
MS81V04160
10
VSS3
DA(11)
11
2769
VCC1
+3V3FM
12
VCC2
DA(10)
13
CL16
SWCK
14
+3V3FM
VCC3
DA(09)
FIELD MEMORY
15
VCC4
+3V3FM
16
VSS4
DA(08)
17
VSS5
18
NC3
19
FM1
DI17
DA(07)
20
DI16
DA(07)
21
DI15
22
DA(06)
DI14
23
VSS6
24
DI13
DA(05)
25
NC4
YC2
120
DA(06)
DA(04)
YC3
119
DA(05)
DA(03)
118
YC4
DA(04)
DA(02)
YC5
117
DA(03)
DA(01)
YC6
116
DA(02)
DA(00)
115
YC7
DA(01)
YC8
114
DA(00)
RSTW
WE-C
113
+3V3FM
+3V3FM
112
+3V3FM
IE-C
VSSO4
111
RE-D
110
9711
RE_F
RSTR
YD8
109
1
9710-A
8
YF(7)
10R
9710-B
YD7
108
2
7
YF(6)
10R
9710-C
YD6
107
3
6
TO B3c
YF(5)
10R
9710-D
106
4
5
YD5
YF(4)
MAPPING I1
9709-A
10R
YD4
105
1
8
YF(3)
10R
9709-B
YD3
104
2
7
YF(2)
10R
9709-C
YD2
103
3
6
YF(1)
5729
10R
9709-D
YD1
102
4
5
YF(0)
+3V3_FBX
2763
10R
YD0
101
VDDD3
100
100n
+3V3P
9708-A
UVD8
99
1
8
UVF(7)
10R
9708-B
UVD7
98
2
7
UVF(6)
5733
10R
9708-C
UVD6
97
3
6
UVF(5)
RES
10R
9708-D
UVD5
96
4
5
UVF(4)
TO B3c
9707-A
10R
UVD4
95
1
8
UVF(3)
10R
9707-B
UVD3
94
2
7
UVF(2)
MAPPING G1
5731
10R
9707-C
UVD2
93
3
6
UVF(1)
10R
9707-D
UVD1
92
4
5
UVF(0)
10R
UVD0
91
VSSD2
90
3763
CLK32
89
CLK32P
22R
3762
CLK16
88
CL16
100R
VDDD2
87
+3V3P
100n
VSSO3
86
CLK-AS
85
2762
UVB0
84
0018
UVB1
83
1
SLOT 1.2x3.2
0019
UVB2
82
1
SLOT 1.2x3.2
UVB3
81
L1
L2
L3
L4
80
1 V / div DC
1 V / div DC
1 V / div DC
10µs / div
10µs / div
10µs / div
12
13
14
15
16
17
0018 K15
3756 D4
0019 K15
3758 E6
1701 J5
3759 H5
1702 K5
3760 J5
1710 K4
3762 J12
2700 A2
3763 J12
2701 B2
3764 E9
A
2702 B2
3765 E10
2703 B2
5700 B2
2704 B2
5701 B2
2705 B2
5702 C2
2706 C2
5706 L1
2707 C2
5710 B6
2708 C2
5711 C6
2713 F1
5712 D4
2714 F2
5713 E4
B
2718 H2
5714 G4
2719 H2
5729 H15
2720 I2
5731 I15
2721 I2
5733 I15
2722 J1
5736 I5
2723 D1
5737 C11
2724 E1
5744 B11
2728 L2
7703 D2
MF(18)
2729 L2
7706 K2
C
2730 L3
7707 C3
2740 H4
7708 B5
2741 H4
7709 C4
2742 H4
7710 C5
2743 B4
7711 B7
+3V3FM
2744 B5
7712 D6
2779
75
VCC11
2745 B6
7713 H8
MF(01)
74
100n
DO20
MF(02)
2746 C6
7714 D15
73
DO21
72
VSS15
2748 E5
7715 F2
MF(03)
71
DO22
MF(04)
2749 E5
70
9700 A6
DO23
D
MF(06)
69
DO24
2750 E5
9701 E5
MF(07)
68
DO25
2751 G4
9702 D5
67
VSS14
MF(08)
66
DO26
2752 H4
9703 G5
MF(09)
65
DO27
2753 I5
9704 K5
64
VCC10
CLK32FM1
63
SRCK
2755 G5
9705 K3
62
VCC9
MF(10)
2756 J5
9706 K3
61
DO17
MF(11)
60
DO16
2757 H5
9707-A I12
59
VSS13
MF(12)
2758 K4
9707-B I13
58
DO15
MF(13)
57
DO14
2759 K5
9707-C I13
MF(14)
56
DO13
E
MF(15)
2760 L8
9707-D I13
55
DO12
54
VSS12
2761 L9
9708-A H12
MF(16)
53
DO11
MF(17)
2762 J13
9708-B I13
52
DO10
51
VCC8
2763 H13
9708-C I13
+3V3FM
2764 E12
9708-D I13
2765 E10
9709-A H12
2766 E8
9709-B H13
2767 C11
9709-C H13
2769 D13
9709-D H13
F
2773 F15
9710-A G12
2775 F16
9710-B G13
2777 F17
9710-C G13
2778 F17
9710-D G13
2779 D17
9711 G13
2781 C15
9725 D3
2823 B6
9726 E3
MF(18)
2824 C6
9730 B6
2831 G2
9731 B6
2870 B11
9732 C6
G
2871 H15
9733 C6
9739
CLK32FM1
2872 H16
9734 E4
2874 J15
9735 D4
CLK32
2877 I15
9736 A1
2878 I16
9737 B1
2881 I5
9738 C1
3703 A2
9739 G17
3704 B2
9760 C15
+3V3A
3705 C2
9761 F15
H
3706 A3
TO B3b
3707 B3
3708 C3
3709 E2
3710 F2
3712 L6
+3V3PR
3713 G1
3714 H1
3715 I1
I
3716 H2
3717 H2
+3V3_INT
3718 I2
3719 F2
3720 G2
3721 E2
3722 E2
3725 I3
3726 J2
3727 I3
J
3728 I2
3729 D2
3730 I2
3731 D2
3733 D2
3734 E2
3735 E2
3736 B4
3737 C4
K
3738 C4
3739 C4
L5
3741 C4
3742 C4
3743 C5
3746 C5
3747 B4
3748 B4
3749 C3
1 V / div DC
1 V / div DC
L
3750 C5
10ms / div
20µs / div
3751 A5
3752 B5
CL 26532041_022.eps
3753 B5
3754 B5
220402
3755 C3
16
17

Advertisement

Table of Contents
loading

Table of Contents