Table of Contents
Advertisement
IC202 (HD64F3062) : MICOM
Block Diagram
MD
2
MD
1
MD
0
EXTAL
XTAL
STBY
RES
RESO/FWE*
NMI
ø/P6
7
LWR/P6
6
HWR/P6
5
RD/P6
4
AS/P6
3
BACK/P6
2
BREQ/P6
1
WAIT/P6
0
CS /P8
0
4
ADTRG/CS /IRQ /P8
1
3
3
CS /IRQ /P8
2
2
2
CS /IRQ /P8
3
1
1
IRQ /P8
0
0
* Functions as RESO in the mask ROM versions and as FWE in the flash memory version.
32
Interrupt controller
ROM
(mask ROM or
flash memory)
RAM
16-bit timer unit
8-bit timer unit
Programmable
timing pattern
controller (TPC)
Port B
Port A
Port 3
Address bus
Data bus (upper)
Data bus (lower)
H8/300H CPU
Watchdog timer
(WDT)
Serial communication
interface
(SCI) x 2 channels
A/D converter
D/A converter
Port 4
P5 /A
3
19
P5 /A
2
18
P5 /A
1
17
P5 /A
0
16
P2 /A
7
15
P2 /A
6
14
P2 /A
5
13
P2 /A
4
12
P2 /A
3
11
P2 /A
2
10
P2 /A
1
9
P2 /A
0
8
P1 /A
7
7
P1 /A
6
6
P1 /A
5
5
P1 /A
4
4
P1 /A
3
3
P1 /A
2
2
P1 /A
1
1
P1 /A
0
0
P9 /SCK /IRQ
5
P9 /SCK
4
P9 /RxD
3
P9 /RxD
2
P9 /TxD
1
P9 /TxD
0
Port 7
1
5
/IRQ
0
4
1
0
1
0
- Quick Links:
- Specifications
Hide quick links:
Advertisement
Table of Contents
