Sony MVS-6530 Installation Manual page 17

2m/e, 3m/e multi format switcher processor
Hide thumbs Also See for MVS-6530:
Table of Contents

Advertisement

LED
D201 (C-2): +12V
+12V power status indication.
Lit when +12V is supplied.
If this LED is not lit, the fuse may be blown.
D401 (D-2): +1.2V-1
+1.2V-1 power status indication.
Lit when +1.2V is supplied.
D404 (D-2): +1.8V-1
+1.8V-1 power status indication.
Lit when +1.8V is supplied.
D406 (D-2): +2.5V-1
+2.5V-1 power status indication.
Lit when +2.5V is supplied.
D408 (D-2): +3.3V-1
+3.3V-1 power status indication.
Lit when +3.3V is supplied.
D402, D403 (C-1): +1.0V-SCU1, 2
+1.0V-SCU1, 2 power status indication.
Lit when +1.0V is supplied.
D405 (C-1): +1.2V-SCU
+1.2V-SCU power status indication.
Lit when +1.2V is supplied.
D407 (C-1): +1.5V-SCU
+1.5V-SCU power status indication.
Lit when +1.5V is supplied.
D409 (D-1): +2.5V-SCU
+2.5V-SCU power status indication.
Lit when +2.5V is supplied.
D410 (D-1): +3.3V-SCU
+3.3V-SCU power status indication.
Lit when +3.3V is supplied.
D411 (D-1): +5.0V-SCU
+5.0V-SCU power status indication.
Lit when +5.0V is supplied.
MVS-6520
D412 (C-1): VTT-SCU
VTT-SCU power status indication.
Lit when VTT-SCU is supplied.
D501 (H-1): SWER_RST
System reset status indication.
Lit in the following cases.
. When S502 is pressed.
. When Reset is requested from software.
. When IC1 does not start normally.
D502 (H-1): CA_RESET_A
CA-85 board reset status indication.
Lit in the following cases.
. When S501 or S502 is pressed.
. When Reset is requested from software.
. When IC1 does not start normally.
D701 (M-1): INT GbE LINK
Communication status indication for in-flight communica-
tion Ethernet.
Lit during the Link state.
D702 (M-1): INT GbE ACT
Communication status indication for in-flight communica-
tion Ethernet.
Blinks when the data is being transmitted and received.
D1301 to D1304 (K-1): SWR_DBG LED 1 to 4
Not used.
D1305 to D1320 (K-1): SWR STATUS
SWR CPU status indication.
D1601 (H-1): SWR CADEC DONE status LED
Goes out when the configuration of SWR CADEC FPGA
is completed.
D1602 to D1605 (K-1): SWR_CADEC LED0, 1 to 3
Not used.
D2201 to D2203 (M-1): SWR NIOS LED 1 to 3
SWR NIOS CPU status indication.
1-13 (E)

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mks-6570Mvs-3000Mks-6550Mvs-6520

Table of Contents