Table of Contents
Advertisement
•
SDIO_1
SDIO_1 is multiplexed with UART_5, 6 and 7,
with UART_5, 6 and 7,
•
SDIO_2
SDIO_2 is multiplexed with CAM5.
with CAM5.
SDIO_1 and S DIO_2 are compliant Default speed,
DIO_2 are compliant Default speed, High Speed, SDR12, SDR25, SD50
To be compliant to UHS- 1 mode, an external power supply to
necessary. See section xx for an architecture example.
The maximum bus speed dep ends of the layout length and impedance.
The transmission line must be adapted to 50 ohm, at all available frequencies. It's recommend
The transmission line must be adapted to 50 ohm, at all available frequencies. It's recommend
The transmission line must be adapted to 50 ohm, at all available frequencies. It's recommend
support maximum total capacitor load
UHS50 card.
5.3.6 USB
5.3.6.1 USB_0
USB_0 is a host or device USB interface compliant with USB2.0 High Speed Specifications.
host or device USB interface compliant with USB2.0 High Speed Specifications.
host or device USB interface compliant with USB2.0 High Speed Specifications.
The VBUS_0 pin is an input signal.
The VBUS_0 pin is an input signal.
When USB_0 are host, the power Supply VBUS_0 (5V) must be generate by the motherboard.
When USB_0 are host, the power Supply VBUS_0 (5V) must be generate by the motherboard.
When USB_0 are host, the power Supply VBUS_0 (5V) must be generate by the motherboard.
The pin "5" USB_0_VBUS of main connector must be conne
The pin "5" USB_0_VBUS of main connector must be connect to this external power supply VBUS.
5.3.6.2 USB_1
USB_1 is a host only USB interface compliant with USB2.0 High Speed Specifications.
USB_1 is a host only USB interface compliant with USB2.0 High Speed Specifications.
USB_1 is a host only USB interface compliant with USB2.0 High Speed Specifications.
The power Supply VBUS (5V) must be generate by the motherboard.
The power Supply VBUS (5V) must be generate by the motherboard.
The module doesn't need to receive this voltage.
The module doesn't need to receive this voltage.
5.3.7 SPI
FC7100 has 4 SPI interfaces.
5.3.7.1 SPI_0
SPI_0 is multiplexed with the Ethernet
with the Ethernet interface (same VDDO voltage).
5.3.7.2 SPI_1, 2 and 3
SPI1,2 and 3 do operate as a master
5.3.8
MPEG TS
FC7100 has 2 Transport Stream MPEG interfaces.
FC7100 has 2 Transport Stream MPEG
1 mode, an external power supply to switch between 3v3 to 1v8
for an architecture example.
ends of the layout length and impedance.
capacitor load C
of about 15pF for UHS104 card and about 30pF for
of about 15pF for UHS104 card and about 30pF for
L
as a master or a slave on a 3,3V bus. Its maximum clock frequency is 48 MHz
Confidential Information
High Speed, SDR12, SDR25, SD50 and DDR50 mode.
switch between 3v3 to 1v8 is
ct to this external power supply VBUS.
Its maximum clock frequency is 48 MHz .
Ref: OEM-2012-149
27/39
Advertisement
Table of Contents
