Specification; General Information; Hardware - DAQ PCI-EK01 User Manual

Table of Contents

Advertisement

5. Specification

Various functions are included to the PCI-EK01 in order to test.

5.1 General Information

General specification of board is as follows. Basically most function made by FPGA, a main purpose
is that ADC (Analog to Digital Converter) or DAC (Digital to Analog Converter).
▣ Flexible Board
▪ PCI Target 32bit/33Mhz
▪ PCI 5V/3.3V compatible
▪ Full 33Mhz burst read/write operation
▪ Average data rate is 30MB data to, 8MB data from the board without DMA.
▪ Very flexible to upgrade because of FPGA is used as PCI bridge and overall board control.
▪ Spartan 3 (XC3S500-type A)
▪ Spartan 3 (XC3S200-type B)
▪ 4Mbit(256K x 16) fast SRAM
▪ 5 user input tact switch
▪ 6 user definable output LED indication
▪ User expandable local memory through 64pin header connector.(3.3V operation)
▪ user selectable oscillator
▪ Video interface (type B only)
▪ UART interface (type B only)

5.2 Hardware

▣ Analog input
▪ 12bit resolution
▪ 8 Single ended or 4 differential input
▪ 0 to +2.5V, ±1.25V input range(0 to+3.3V, ±1.65V input range changeable)
▪ MAX 200Ksps(5uSEC) conversion time
▪ Can change sampling interval in auto scanning mode by 2.5uSEC increment
▪ Power on auto-calibration
▪ ±1 (LSB) INL/DNL
▪ ±1uA analog input leakage current
▪ 20pF analog input capacitance
▪ On-board 1024 x 16 data FIFO
▪ On-board 512K(type B) x 16 data SRAM
▪ User can select ADC data storage, FIFO or SRAM
▪ In auto scanning mode, user can select any channel order.
▪ For more information, please refer to ADC(AD7859AS) specification on analog
Web-site(http://www.analog.com)
▣ Analog output
▪ 12bit resolution
▪ 4 channel output
▪ 0 to +3.3V output range
▪ MAX 1M (1uSEC) update rate
▪ Can change update interval in waveform generation mode by 1uSEC increment
▪ Simultaneous update of outputs
31-
-
PCI-EK01 Users Manual (Rev 1.0)
http://www.daqsystem.com

Advertisement

Table of Contents
loading

Table of Contents